

March 1978 Using the 8213 on troller

© Intel Corporation, 1978

#### **Related Intel Publications**

"MCS-85<sup>TM</sup> User's Manual"

"SDK-85 User's Manual'!

#### **Related IBM Publications**

"IBM Synchronous Data Link Control General Information, GA27-3093-1"

"IBM 3650 Retail Store System Loop Interface OEM Information, GA27-3098-0"

The material in this Application Note is for informational purposes only and is subject to change without notice. Intel Corporation has made an effort to verify that the material in this document is correct. However, Intel Corporation does not assume any responsibility for errors that may appear in this document.

The following are trademarks of Intel Corporation and may be used only to describe Intel products:

ICE INSITE INTEL INTELLEC LIBRARY MANAGER MCS MEGACHASSIS MICROAMP PROMPT UPI

# Using the 8273 SDLC/HDLC Protocol Controller

# Contents

INTRODUCTION
SDLC/HDLC OVERVIEW
BASIC 8273 OPERATION 4
HARDWARE ASPECTS OF THE 8273
SOFTWARE ASPECTS OF THE 827310Command Phase Software11Execution Phase Software12Result Phase Software12
8273 COMMAND DESCRIPTION
Initialization/Configuration Commands
HDLC CONSIDERATIONS18
LOOP CONFIGURATION19
APPLICATION EXAMPLE
CONCLUSION
APPENDIX A229

		-

#### INTRODUCTION

The Intel 8273 is a Data Communications Protocol Controller designed for use in systems utilizing either SDLC or HDLC (Synchronous or High-Level Data Link Control) protocols. In addition to the usual features such as full duplex operation, automatic Frame Check Sequence generation and checking, automatic zero bit insertion and deletion, and TTL compatibility found on other single component SDLC controllers; the 8273 features a frame level command structure, a digital phase locked loop, SDLC loop operation, and diagnostics.

The frame level command structure is made possible by the 8273's unique internal dual processor architecture. A high-speed bit processor handles the serial data manipulations and character recognition. A byte processor implements the frame level commands. These dual processors allow the 8273 to control the necessary byte-by-byte operation of the data channel with a minimum of CPU (Central Processing Unit) intervention. For the user this means the CPU has time to take on additional tasks. The digital phase locked loop (DPLL) provides a means of clock recovery from the received data stream on-chip. This feature, along with the frame level commands, makes SDLC loop operation extremely simple and flexible. Diagnostics in the form of both data and clock loopback are available to simplify board debug and link testing. The 8273 is a dedicated function peripheral in the MCS-80185 Microcomputer family and as such, it interfaces to the 808018085 system with a minimum of external hardware.

This application note explains the 8273 as a component and shows its use in a generalized loop configuration and a typical 8085 system. The 8085 system was used to verify the SDLC operation of the 8273 on an actual IBM SDLC data communications link.

The first section of this application note presents an overview of the SDLCIHDLC protocols. It is fairly tutorial in nature and may be skipped by the more knowledgeable reader. The second section describes the 8273 from a functional standpoint with explanation of the block diagram. The software aspects of the 8273, including command examples, are discussed in the third section. The fourth and fifth sections discuss a loop SDLC configuration and the 8085 system respectively.

#### SDLC/HDLC OVERVIEW

SDLC is a protocol for managing the flow of information on a data communications link. In other words, SDLC can be thought of as an envelope — addressed, stamped, and containing an s.a.s.e. — in which information is transferred from location to location on a data communications link. (Please note that while SDLC is discussed specifically, all comments also apply to HDLC except where noted.) The link may be either point-to-point or multi-point, with the point-to-point configuration being either switched or nonswitched. The information flow may use either full or half duplex exchanges. With this many configurations supported, it is difficult to find a synchronous data communications application where SDLC would not be appropriate.

Aside from supporting a large number of configurations. SDLC offers the potential of a 2 x increase in throughput over the presently most prevalent protocol: Bi-Sync. This performance increase is primarily due to two characteristics of SDLC: full duplex operation and the implied acknowledgement of transferred information. The performance increase due to full duplex operation is fairly obvious since, in SDLC, both stations can communicate simultaneously. Bi-Sync supports only half-duplex (twoway alternate) communication. The increase from implied acknowledgement arises from the fact that a station using SDLC may acknowledge previously received information while transmitting different information. Up to 7 messages may be outstanding before an acknowledgement is required. These messages may be acknowledged as a block rather than singly. In Bi-Sync, acknowledgements are unique messages that may not be included with messages containing information and each information message requires a separate acknowledgement. Thus the line efficiency of SDLC is superior to Bi-Sync. On a higher level, the potential of a 2x increase in performance means lower cost per unit of information transferred. Notice that the increase is not due to higher data link speeds (SDLC is actually speed independent), but simply through better line utilization.

Getting down to the more salient characteristics of SDLC; the basic unit of information on an SDLC link is that of the frame. The frame format is shown in Figure 1. Five fields comprise each frame: flag, address, control, information, and frame check sequence. The flag fields (F) form the boundary of the frame and all other fields are positionally related to one of the two flags. All frames start with an opening flag and end with a closing flag. Flags are used for frame synchronization. They also may serve as time-fill characters between frames. (There are no intraframe time-fill characters in SDLC as there are in Bi-Sync.) The opening flag serves as a reference point for the address (A) and control (C) fields. The frame check sequence (FCS) is referenced from the closing flag. All flags have the binary configuration 01111110 (7EH).

SDLC is a bit-oriented protocol, that is, the receiving station must be able to recognize a flag (or any other special character) at any time, not just on an 8-bit boundary. This, of course, implies that a frame may be N-bits in length. (The vast majority of applications tend to use frames which are multiples of 8 bits long, however.)

OPENING FLAG	ADDRESS FIELD (A)	CONTROL FIELD (C)	INFORMATION FIELD (I)	FRAMF CHECK SEOUENCF (FCS)	CLOSING FLAG
01111110	8 BITS	8 BITS	ANY LENGTH 0 TO N BITS	16 BITS	01111110

Figure 1. SDLC Frame Format

The fact that the flag has a unique binary pattern would seem to limit the contents of the frame since a flag pattern might inadvertently occur within the frame. This would cause the receiver to think the closing flag was received, invalidating the frame. SDLC handles this situation through a technique called zero bit insertion. This techniques specifies that within a frame a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1s. Thus, no pattern of 01111110 is ever transmitted by chance. On the receiving end. after the opening flag is detected, the receiver removes any 0 following 5 consecutive 1s. The inserted and deleted 0s are not counted for error determination.

Before discussing the address field, an explanation of the roles of an SDLC station is in order. SDLC specifies two types of stations: primary and secondary. The primary is the control station for the data link and thus has responsibility of the overall network. There is only one predetermined primary station, all other stations on the link assume the secondary station role. In general, a secondary station speaks only when spoken to. In other words, the primary polls the secondaries for responses. In order to specify a specific secondary, each secondary is assigned a unique 8-bit address. It is this address that is used in the frame's address field.

When the primary transmits a frame to a specific secondary, the address field contains the secondary's address. When responding, the secondary uses its own address in the address field. The primary is never identified. This ensures that the primary knows which of many secondaries is responding since the primary may have many messages outstanding at various secondary stations. In addition to the specific secondary address, an address common to all secondaries may be used for various purposes. (An all I s address field is usually used for this "All Parties" address.) Even though the primary may use this common address, the secondaries are expected to respond with their unique address. The address field is always the first 8 bits following the opening flag.

The 8 bits following the address field form the control field. The control field embodies the link-level control of SDLC. A detailed explanation of the commands and responses contained in this field is beyond the scope of this application note. Suffice it to say that it is in the control field that the implied acknowledgement is carried out through the use of frame sequence numbers. None of the currently available SDLC single chip controllers utilize the control field. They simply pass it to the processor for analysis. Readers wishing a more detailed explanation of the control field, or of SDLC in general, should consult the IBM documents referenced or; the front page overleaf.

In some types of frames, an information field follows the control field. Frames used strictly for link management may or may not contain one. When an information field is used, it is unrestricted in both content and length. This code transparency is made possible because of the zero bit insertion mentioned earlier and the bit-oriented nature of SDLC. Even main memory core dumps may be transmitted because of this capability. This feature is unique to bit-oriented protocols. Like the

control field, the information field is not interpreted by the SDLC device; it is merely transferred to and from memory to be operated on and interpreted by the processor.

The final field is the frame check sequence (FCS). The FCS is the 16 bits immediately preceding the closing flag. This 16-bit field is used for error detection through a Cyclic Redundancy Checkword (CRC). The 16-bit transmitted CRC is the complement of the remainder obtained when the A, C, and I fields are "divided" by a generating polynomial. The receiver accumulates the A. C, and I fields and also the FCS into its internal CRC register. At the closing flag, this register contains one particular number for an error-free reception. If this number is not obtained, the frame was received in error and should be discarded. Discarding the frame causes the station to not update its frame sequence numbering. This results in a retransmission after the station sends an acknowledgement from previous frames. [Unlike all other fields, the FCS is transmitted MSB (Most Significant Bit) first. The A, C, and I fields are transmitted LSB (Least Significant Bit) first.] The details of how the FCS is generated and checked is beyond the scope of this application note and since all single component SDLC controllers handle this function automatically, it is usually sufficient to know only that an error has or has not occurred. The IBM documents contain more detailed information for those readers desiring it

The closing flag terminates the frame. When the closing flag is received, the receiver knows that the preceding 16 bits constitute the FCS and that any bits between the control field and the FCS constitute the information field.

SDLC does not support an interframe time-fill character such as the SYN character in Bi-Sync. If an unusual condition occurs while transmitting, such as data is not available in time from memory or CTS (Clear-to-Send) is lost from the modem, the transmitter aborts the frame by sending an Abort character to notify the receiver to invalidate the frame. The Abort character consists of eight contiguous 1s sent without zero bit insertion. Intraframe time-fill consists of either flags, Abort characters, or any combination of the two.

While the Abort character protects the receiver from transmitted errors, errors introduced by the transmission medium are discovered at the receiver through the FCS check and a check for invalid frames. Invalid frames are those which are not bounded by flags or are too short, that is, less than 32 bits between flags. All invalid frames are ignored by the receiver.

Although SDLC is a synchronous protocol, it provides an optional feature that allows its use on basically asynchronous data links — NRZI (Non-Return-to-Zero-Inverted) coding. NRZI coding specifies that the signal condition does not change for transmitting a binary 1, while a binary 0 causes a change of state. Figure 2 illustrates NRZI coding compared to the normal NRZ. NRZI coding guarantees that an active line will have a transition at least every 5-bit times; long strings of zeroes cause a transition every bit time, while long strings of 1s are broken up by zero bit insertion. Since asynchronous

operation requires that the receiver sampling clock be derived from the received data, NRZI encoding plus zero bit insertion make the design of clock recovery circuitry easier.

All of the previous discussion has applied to SDLC on either point-to-point or multi-point data networks, SDLC (but not HDLC) also includes specification for a loop configuration. Figure 3 compares these three configurations. IBM uses this loop configuration in its 3650 Retail Store System. It consists of a single loop controller station with one or more down-loop secondary stations. Communications on a loop rely on the secondary stations repeating a received message down loop with a delay of one bit time. The reason for the one bit delay will be evident shortly.





Figure 2. NRZI vs NRZ Encoding

Loop operation defines a new special character: the EOP (End-of-Poll) character which consists of a 0 followed by 7 contiguous, non-zero bit inserted, ones. After the loop controller transmits a message, it idles the line (sends all 1s). The final zero of the closing flag plus the first 7 1s of the idle form an EOP character. While repeating, the secondaries monitor their incoming line for an EOP character. When an EOP is detected, the secondary checks to see if it has a message to transmit. If it does, it changes the seventh 1 to a 0 (the one bit delay allows time for this) and repeats the modified EOP (now alias flag). After this flag is transmitted, the secondary terminates its repeater function and inserts its message (with multiple preceding flags if necessary). After the closing flag, the secondary resumes its one bit delay repeater function. Notice that the final zero cf the secondary's closing flag plus the repeated 1s from the controller form an EOP for the next down-loop secondary, allowing it to insert a message if it desires.

One might wonder if the secondary missed any messages from the controller while it was inserting its own message. It does not. Loop operation is basically half-duplex. The controller waits until it receives an EOP before it transmits its next message. The controller's reception of the EOP signifies that the original message has propagated around the loop followed by any messages inserted by the secondaries. Notice that secondaries cannot communicate with one another directly, all secondary-to-secondary communication takes place by way of the controller.






Figure 3. Network Configurations

Loop protocol does not utilize the normal Abort character. Instead, an abort is accomplished by simply transmitting a flag character. Down loop, the receiver sees the abort as a frame which is either too short (if the abort occurred early in the frame) or one with an FCS error. Either results in a discarded frame. For more details on loop operation, please refer to the IBM documents referenced earlier.

Another protocol very similar to SDLC which the 8273 supports is HDLC (High-Level Data Link Control). There are only three basic differences between the two: HDLC offers extended address and control fields, and the HLDC Abort character is 7 contiguous 1s as opposed to SDLC's 8 contiguous 1s.

Extended addressing, beyond the 256 unique addresses possible with SDLC, is provided by using the address field's least significant bit as the extended address modi·ier. The receiver examines this bit to determine if the octet should be interpreted as the final address octet. As long as the bit is 0, the octet that contains it is considered an extended address. The first time the bit is a 1, the receiver interprets that octet as the final address octet. Thus the address field may be extended to any number of octets. Extended addressing is illustrated in Figure 4a.

A similar technique is used to extend the control field although the extension is limited to only one extra control octet. Figure 4b illustrates control field extension.

Those readers not yet asleep may have noticed the similarity between the SDLC loop EOP character (a 0 followed by 7 1s) and the HDLC Abort (71s). This possible incompatibility is neatly handled by the HDLC protocol not specifying a loop configuration.

This completes our brief discussion of the SDLC/HDLC protocols. Now let us turn to the 8273 in particular and discuss its hardware aspects through an explanation of the block diagram and generalized system schematics.




Figure 4a



Figure 4b

#### **BASIC 8273 OPERATION**

It will be helpful for the following discussions to have some idea of the basic operation of the 8273. Each operation, whether it is a frame transmission, reception or port read, etc., is comprised of three phases: the Command, Execution, and Result phases. Figure 5 shows the sequence of these phases. As an illustration of this sequence, let us look at the transmit operation.



Figure 5. 8273 Operational Phases

When the CPU decides it is time to transmit a frame, the Command phase is entered by the CPU issuing a Transmit Frame command to the 8273. It is not sufficient to just instruct the 8273 to transmit. The frame level command structure sometimes requires more information such as frame length and address and control field content. Once this additional information is supplied, the Command phase is complete and the Execution phase is entered. It is during the Execution phase that the actual operation, in this case a frame transmission, takes place. The 8273 transmits the opening flag, A and C fields, the specified number of I field bytes, inserts the FCS, and closes with the closing flag. Once the closing flag is transmitted, the 8273 leaves the Execution phase and begins the Result phase. During the Result phase the 8273 notifies the CPU of the outcome of the command by supplying interrupt results. In this case, the results would be either that the frame is complete or that some error condition causes the transmission to be aborted. Once the CPU reads all of the results (there is only one for the Transmit Frame command), the Result phase and consequently the operation, is complete. Now that we have a general feeling for the operation of the 8273. let us discuss the 8273 in detail.

#### HARDWARE ASPECTS OF THE 8273

The 8273 block diagram is shown in Figure 6. It consists of two major interfaces: the CPU module interface and the modem interface. Let's discuss each interface Separately.




Figure 6. 8273 Block Diagram

# **CPU Interface**

The CPU interface consists of four major blocks: Control/Read/Write logic (CIRIW), internal registers, data transfer logic, and data bus buffers.

The CPU module utilizes the C/R/W logic to issue commands to the 8273. Once the 8273 receives a command and executes it, it returns the results (goodlbad completion) of the command by way of the CIRIW logic. The CIRIW logic is supported by seven registers which are addressed via the A $_0$ , A $_1$ , RD, and WR signals, in addition to  $\overline{\text{CS}}$ . The A $_0$  and A $_1$  signals are generally derived from the two low order bits of the CPU module address bus while  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  are the normal I/O Read and Write signals found on the system control bus. Figure 7 shows the address of each register using the C/R/W logic. The function of each register is defined as follows:

ADDRES	S INPUTS	CONTRO	OL INPUTS
<b>A</b> <sub>1</sub>	Α0	cs.AD	CS · WR
0 0 1 1	0 <b>1</b> 0 1	STATUS RESULT TxI/R RxI/R	COMMAND PARAMETER TEST MODE

Figure 7. 8273 Register Selection

 $\begin{tabular}{ll} Command $-$ 8273 operations are initiated by writing the appropriate command byte into this register. \end{tabular}$ 

Parameter — Many commands require more information than found in the command itself. This additional information is provided by way of the parameter register.

Immediate Result (Result) — The completion information (results) for commands which execute immediately are provided in this register.

Transmit Interrupt Result (TxI/R) — Results of transmit operations are passed to the CPU in this register.

Receiver Interrupt Result (RxI/R) — Receive operation results are passed to the CPU via this register.

Status — The general status of the 8273 is provided in this register. The Status register supplies the handshaking necessary during various phases of the 8273 operation.

Test Mode — This register provides a software reset function for the 8273.

The commands, parameters, and bit definition of these registers are discussed in the following software section. Notice that there are not specific transmit or receive data registers. This feature is explained in the data transfer logic discussion.

The final elements of the C/R/W logic are the interrupt lines (RxINT and TxINT). These lines notify the CPU module that either the transmitter or the receiver requires service; i.e., results should be read from the appropriate interrupt result register or a data transfer is required. The interrupt request remains active until all the associated interrupt results have been read or the data Iransfer is performed. Though using the interrupt lines relieves the CPU module of the task of polling the 8273 to check if service is needed, the state of each interrupt line is reflected by a bit in the Status register and con-interrupt driven operation is possible by examing the contents of these bits periodically.

The 8273 supports two independent data interfaces through the data transfer logic; receive data and transmit cata. These interfaces are programmable for either DMA or non-DMA data transfers. While the choice of the configuration is up to the system designer, it is based on the intended maximum data rate of the communications channel. Figure 8 illustrates the transfer rate of data bytes that are acquired by the 8273 based on link data rate. Full-duplex data rates above 9600 baud usually require DMA. Slower speeds may or may not require DMA depending on the task load and interrupt response time of the processor.

Figure 9 shows the 8273 in a typical DMA environment. Notice that a separate DMA controller, in this case the Intel 8257, is required. The DMA controller supplies the timing and addresses for the data transfers while the 8273 manages the requesting of transfers and the actual counting of the data block lengths. In this case, elements of the data transfer interface are:

TxDRQ: Transmit DMA Request — Asserted by the 8273, this line requests a DMA transfer from memory to the 8273 for transmit.

TxDACK: Transmit DMA Acknowledge — Returned by the 8257 in response to TxDRQ, this line notifies the 8273 that a request has been granted, and provides access to the transmitter data register.

RxDRQ: Receiver DMA Request — Asserted by the 8273, it requests a DMA transfer from the 8273 to memory for a receive operation.

TxDACK: Receiver DMA Acknowledge — Returned by the 8257, it notifies the 8273 that a receive DMA cycle has been granted, and provides access to the receiver data register.

RD: Read — Supplied by the 8257 to indicate data is to be read from the 8273 and placed in memory.

WR: Write — Supplied by the 8257 to indicate data is to be written to the 8273 from memory.

To request a DMA transfer the 8273 raises the appropriate DMA request line; let us assume it is a transmitter request (TxDRQ). Once the 8257 obtains control of the system bus by way of its HOLD and HLDA (hold acknowledge) lines, it notifies the 8273 that TxDRQ has been granted by returning TxDACK and WR. The TxDACK and WR signals transfer data to the 8273 for a transmit, independent of the 8273 chip select pin (CS). A similar sequence of events occurs for receiver requests. This "hard select" of data into the transmitter or out of

the receiver alleviates the need for the normal transmit and receive data registers addressed by a combination of address lines, CS, and WR or RD. Competitive devices that do not have this "hard select" feature require the use of an external multiplexer to supply the correct inputs for register selection during DMA. (Donot forget that the SDLC controller sees both the addresses and control signals supplied by the DMA controller during DMA cycles.) Let us look at typical frame transmit and frame receive sequences to better see how the 8273 truly manages the DMA data transfer.

Before a frame can be transmitted, the DMA controller is supplied, by the CPU, the starting address for the desired information field. The 8273 is then commanded to transmit a frame. (Just how this is done is covered later during our software discussion.) After the command, but before transmission begins, the 8273 needs a little more information (parameters). Four parameters are required for the transmit frame command: the address field byte, the control field byte, and two bytes which are the least significant and most significant bytes of the information field byte length. Once all four parameters are loaded, the 8273 makes RTS (Request-to-Send) active and waits for CTS (Clear-to-Send) to go active. Once CTS is active, the 8273 starts the frame transmission. While the 8273 is transmitting the opening flag, address field, and control field; it starts making transmitter DMA requests. These requests continue at character (byte) boundaries until the pre-loaded number of bytes of information field have been transmitted. At this point the requests stop, the FCS and closing flag are transmitted, and the TxINT line is raised, signaling the CPU that the frame transmission is complete. Notice that after the initial command and parameter loading, absolutely no CPU intervention was required (since DMA is used for data transfers) until the entire frame was transmitted. Now let's look at a frame reception.





Figure 8. Byte Transfer Rate vs Baud Rate



The receiver operation is very similar. Like the initial transmit sequence, the DMA controller is loaded with a starting address for a receiver data buffer and the 8273 is commanded to receive. Unlike the transmitter, there are two different receive commands: General Receive, where all received frames are transferred to memory, and Selective Receive, where only frames having an address field matching one of two preprogrammed 8273 address fields are transferred to memory. Let's assume for now that we want to general receive. After the receive command, two parameters are required before the receiver becomes active: the least significant and most significant bytes of the receiver buffer length. Once these bytes are loaded, the receiver is active and the CPU may return to other tasks. The next frame appearing at the receiver input is transferred to memory using receiver DMA requests. When the closing flag is received, the 8273 checks the FCS and raises its RxINT line. The CPU can then read the results which indicate if the frame was error-free or not. (If the received frame had been longer than the pre-loaded buffer length, the CPU would have been notified of that occurrence earlier with a receiver error interrupt. The command description section contains a complete list of error conditions.) Like the transmit example, after the initial command, the CPU is free for other tasks until a frame is completely received. These examples have illustrated the 8273's management of both the receiver and transmitter DMA channels.

It is possible to use the DMA data transfer interface in a non-DMA interrupt-driven environment. In this case, 4 interrupt levels are used: one each for TxINT and RxINT, and one each for TxDRQ and RxDRQ. This configuration is shown in Figure 10. This configuration offers the advantages that no DMA controller is required and data requests are still separated from result (completion) requests. The disadvantages of the configuration are that 4 interrupt levels are required and that the CPU must actually supply the data transfers. This, of course, reduces the maximum data rate compared to the configuration based strictly on DMA. This system could use an Intel 8259 8-level Priority Interrupt Controller to supply a vectored CALL (subroutine) address based on requests on its inputs. The 8273 transmitter and receiver make data requests by raising the respective DRQ line. The CPU is interrupted by the 8259 and vectored to a data transfer routine. This routine either writes (for transmit) or reads (for receive) the 8273 using the respective TxDACK or RxDACK line. As in the case above, the DACK lines serve as "hard" chip selects into and out of the 8273. (TxDACK + WR writes data into the 8273 for transmit. RXDACK + RD reads data from the 8273 for receive.) The CPU is notified of operation completion and results by way of TxINT and RxINT lines. Using the 8273, and the 8259, in this way, provides a very effective, yet simple, interrupt-driven interface.

Figure 11 illustrates a system very similar to that described above. This system utilizes the 8273 in a non-DMA data transfer mode as opposed to the two DMA approaches shown in Figures 9 and 10. In the non-DMA case, data transfer requests are made on the TxINT and RxINT lines. The DRQ lines are not used. Data transfer requests are separated from result requests by a bit in

the Status register. Thus, in response to an interrupt, the CPU reads the Status register and branches to either a result or a data transfer routine based on the status of one bit. As before, data transfers are made via using the DACK lines as chip selects to the transmitter and receiver data registers.




Figure 10. Interrupt-Based DMA System




Figure 11. Non-DMA Interrupt-Driven System

Figure 12 illustrates the simplest system of all. This system utilizes polling for all data transfers and results. Since the interrupt pins are reflected in bits in the Status register, the software can read the Status register periodically looking for one of these to be set. If it finds an INT bit set, the appropriate Result Available bit is examined to determine if the "interrupt" is a data transfer or completion result. If a data transfer is called for, the DACK line is used to enter or read the data from the 8273. If the interrupt is a completion result, the appropriate result register is read to determine the good/bad completion of the operation.

The actual selection of either DMA or non-DMA modes is controlled by a command issued during initialization. This command is covered in detail during the software discussion.

The final block of the CPU module interface is the Data Bus Buffer. This block supplies the tri-state, bidirectional data bus interface to allow communication to and from the 8273.

#### Modem Interface

As the name implies, the modem interface is the modem side of the 8273. It consists of two major blocks: the modem control block and the serial data timing block.

The modem control block provides both dedicated and user-defined modem control functions. All signals supported by this interface are active low so that EIA inverting drivers (MC1488) and inverting receivers (MC1489) may be used to interface to standard modems.

Port A is a modem control input port. Its representation on the data bus is shown in Figure 13. Bits  $D_0$  and  $D_1$  have dedicated functions.  $D_0$  reflects the logical state of the  $\overline{\text{CTS}}$  (Clear-to-Send) pin. [If  $\overline{\text{CTS}}$  is active (low),  $D_0$  is a 1.] This signal is used to condition the start of a transmission. The 8273 waits until  $\overline{\text{CTS}}$  is active before it starts transmitting a frame. While transmitting, if  $\overline{\text{CTS}}$  goes inactive, the frame is aborted and the CPU is interrupted. When the CPU reads the interrupt result, a  $\overline{\text{CTS}}$  failure is indicated.

 $D_1$  reflects the logical state of the  $\overline{CD}$  (Carrier Detect) pin.  $\overline{CD}$  is used to condition the start of a frame reception.  $\overline{CD}$  must be active in time for a frame's address field. If  $\overline{CD}$  is lost (goes inactive) while receiving a frame, an interrupt is generated with a  $\overline{CD}$  failure result.  $\overline{CD}$  may go inactive between frames.

Bits  $D_2$  thru  $D_4$  reflect the logical state of the  $\overline{PA_2}$  thru  $PA_4$  pins respectively. These inputs are user defined. The 8273 does not interrogate or manipulate these bits. Bits  $D_5$ ,  $D_6$ ,and  $D_7$  are not used and each is read as a 1 for a Read Port A command.

Port B is a modem control output port. Its data bus representation is shown in Figure 14. As in Port A, the bit velues represent the logical condition of the pins.  $D_0$  and  $D_5$  are dedicated function outputs.  $D_0$  represents the  $\overline{\text{FTS}}$  (Request-to-Send) pin.  $\overline{\text{RTS}}$  is normally used to notify the modem that the 8273 wishes to transmit. This function is handled automatically by the 8273. If  $\overline{\text{RTS}}$  is inactive (pin is high) when the 8273 is commanded to transmit, the 8273 makes it active and then waits for  $\overline{\text{CTS}}$  before transmitting the frame. One byte time after the end of the frame, the 8273 returns  $\overline{\text{RTS}}$  to its inactive state. However, if  $\overline{\text{RTS}}$  was active when a transmit command is issued, the 8273 leaves it active when the frame is complete.

Bit  $\mathbb{D}_5$  reflects the state of the Flag Detect pin. This pin is activated whenever an active receiver sees a flag character. This function is useful to activate a timer for line activity timeout purposes.

Bits  $D_1$  thru  $\overline{D_4}$  provide four user-defined outputs. Pins  $\overline{PB_1}$  thru  $\overline{PB_4}$  reflect the logical state of these bits. The 8273 does not interrogate or manipulate these bits.  $D_6$  and  $D_7$  are not used. In addition to being able to output to Port B, Port B may be read using a Read Port B command. All Modem control output pins are forced high on

reset. (All commands mentioned in this section are covered in detail later.).

The final block to be covered is the serial data timing block. This block contains two sections: the serial data logic and the digital phase locked loop (DPLL).

Elements of the serial data logic section are the data pins, TxD (transmit data output) and RxD (receive data input), and the respective data clocks,  $\overline{\text{TxC}}$  and  $\overline{\text{RxC}}$ . The transmit and receive data is synchronized by the  $\overline{\text{TxC}}$  and  $\overline{\text{RxC}}$  clocks. Figure 15 shows the timing for these signals. The leading edge (negative transition) of  $\overline{\text{TxC}}$  generates new transmit data and the trailing edge (positive transition) of  $\overline{\text{RxC}}$  is used to capture the receive data.

It is possible to reconfigure this section under program control to perform diagnostic functions; both data and clock loopback are available. In data loopback mode, the TxD pin is internally routed to the RxD pin. This allows simple board checkout since the CPU can send an SDLC message to itself. (Note that transmitted data will still appear on the TxD pin.)




Figure 12. Polled System



Figure 13. Port A (Input) Bit Definition




Figure 14. Port B (Output) Bit Definition

When data loopback is utilized, the receiver may be presented incorrect sample timing ( $\overline{RxC}$ ) by the external circuitry. Clock loopback overcomes this problem by allowing the internal routing of  $\overline{TxC}$  and  $\overline{RxC}$ . Thus the same clock used to transmit the data is used to receive it. Examination of Figure 15 shows that this method ensures bit synchronism. The final element of the serial data logic is the Digital Phase Locked Loop.

The DPLL provides a means of clock recovery from the received data stream. This feature allows the 8273 to interface without external synchronizing logic to low cost asynchronous modems (modems which do not supply clocks). It also makes the problem of clock timing in loop configurations trivial.

To use the DPLL, a clock at 32 times the required baud rate must be supplied to the  $32 \times CLK$  pin. This clock provides the interval that the DPLL samples the received data. The DPLL uses the  $32 \times$  clock and the received data to generate a pulse at the  $\overline{DPLL}$  output pin. This  $\overline{DPLL}$  pulse is positioned at the nominal center of the received data bit cell. Thus the  $\overline{DPLL}$  output may be wired to  $\overline{RxC}$  and/or  $\overline{TxC}$  to supply the data timing. The exact position of the pulse is varied depending on the line noise and bit distortion of the received data. The adjustment of the  $\overline{DPLL}$  position is determined according to the rules outlined in Figure 16.

Adjustments to the sample phase of  $\overline{DPLL}$  with respect to the received data is made in discrete increments. Referring to Figure 16, following the occurrence of  $\overline{DPLL}$  pulse A, the DPLL counts  $\overline{32}$  x CLK pulses and examines the received data for a data edge. Should no edge be detected in 32 pulses, the  $\overline{DPLL}$  positions the next  $\overline{DPLL}$  pulse (B) at 32 clock pulses from pulse A. Since no new phase information is contained in the data stream, the sample phase is assumed to be at nominal 1 x baud rate. Now assume a data edge occurs after

DPLL pulse B. The distance from B to the next pulse C is influenced according to which quadrant (A1, B1, B2, or A<sub>2</sub>) the data edge falls in. (Each quadrant represents 8 32 x CLK times.) For example, if the edge is detected in quadrant A., it is apparent that pulse B was too close to the data edge and the time to the next pulse must be shortened. The adjustment for quadrant A<sub>1</sub> is specified as - 2. Thus, the next DPLL pulse, pulse C, is positioned 32-2 or 30 32 x CLK pulses following OPLL pulse B. This adjustment moves pulse C closer to the nominal bit center of the next received data cell. A data edge occurring in quadrant B2 would have caused the adjustment to be small, namely 32 + 1 or 33 32 x CLK pulses. Using this technique, the DPLL pulse converges to the nominal bit center within 12 data transitions, worse case - 4-bit times adjusting through quadrant A<sub>1</sub> or A<sub>2</sub> and 8-bit times adjusting through B<sub>1</sub> or B<sub>2</sub>.





Figure 15. Transmit/Receive Timing



When the receive data stream goes idle after 15 ones, DPLL pulses are generated at 32 pulse intervals of the 32x CLK. This feature allows the DPLL pulses to be used as both transmitter and receiver clocks.

In order to guarantee sufficient transitions of the received data to enable the  $\overline{DPLL}$  to lock, NRZI encoding of the data is recommended. This ensures that, within a frame, data transitions occur at least every five bit times — the longest sequence of 1s which may be transmitted with zero bit insertion. It is also recommended that frames following a line idle be transmitted with preframe sync characters which provide a minimum of 12 transitions. This ensures that the  $\overline{DPLL}$  is generating  $\overline{DPLL}$  pulses at the nominal bit centers in time for the opening flag. (Two OCH characters meet this requirement by supplying 16 transitions with NRZI encoding. The 8273 contains a mode which supplies such a preframe sync.)

Figure 17 illustrates 8273 clock configurations using either synchronous or asynchronous modems. Notice how the  $\overline{\text{DPLL}}$  output is used for both  $\overline{\text{TxC}}$  and  $\overline{\text{RxC}}$  in the asynchronous case. This feature eliminates the need for external clock generation logic where low cost) asynchronous modems are used and also allows direct connection of 8273s for the ultimate in low cost data links. The configuration for loop applications is discussed in a following section.

This completes our discussion of the hardware aspects of the 8273. Its software aspects are now discussed.

#### **SOFTWARE ASPECTS OF THE 8273**

The software aspects of the 8273 involve the communication of both commands from the CPU to the 8273 and the return of results of those commands from the 8273

to the CPU. Due to the internal processor architecture of the 8273, this CPU-8273 communication is basically a form of interprocessor communication. Such communication usually requires a form of protocol of its own. This protocol is implemented through use of handshaking supplied in the 8273 Status register. The bit definition of this register is shown in Figure 18.

CBSY: Command Busy — CBSY indicates when the 8273 is in the command phase. CBSY is set when the CPU writes a command into the Command register, starting the Command phase. It is reset when the last parameter is deposited in the Parameter register and accepted by the 8273, completing the Command phase.


CBF: Command Buffer Full — When set, this bit indicates that a byte is present in the Command register. This bit is normally not used.

CPBF: Command Parameter Buffer Full — This bit indicates that the Parameter register contains a parameter. It is set when the CPU deposits a parameter in the Parameter register. It is reset when the 8273 accepts the parameter.

CRBF: Command Result Buffer Full — This bit is set when the 8273 places a result from an immediate type command in the Result register. It is reset when the CPU reads the result from the Result register.

RxINT: Receiver Interrupt — The state of the RxINT pin is reflected by this bit. RxINT is set by the 8273 whenever the receiver needs servicing. RxINT is reset when the CPU reads the results or performs the data transfer.

*TxINT: Transmitter Interrupt* — This bit is identical to RxINT except action is initiated based on transmitter interrupt sources.



ASYNCHRONOUS MODEM INTERFACE

Figure 17. Serial Data Timing Configuration

RxIRA: Receiver Interrupt Result Available — RxIRA is set when the 8273 places an interrupt result byte into the RxI/R register. RxIRA is reset when the CPU reads the RxI/R register.

TxIRA: Transmitter Interrupt Result Available — TxIRA is the corresponding Result Available bit for the transmitter. It is set when the 8273 places an interrupt result byte in the TxI/R register and reset when the CPU reads the register.

The significance of each of these bits will be evident shortly. Since the software requirements of each 8273 phase are essentially independent, each phase is covered separately.




Figure 18. Status Register Format

#### **Command Phase Software**

Recalling the Command phase description in an earlier section, the CPU starts the Command phase by writing a command byte into the 8273 Command register. If further information about the command is required by the 8273, the CPU writes this information into the Parameter register. Figure 19 is a flowchart of the Command phase. Notice that the CBSY and CPBF bits of the Status register are used to handshake the command and parameter bytes. Also note that the chart shows that a command may not be issued if the Status register indicates the 8273 is busy (CBSY = 1). If a command is issued while CBSY = 1, the original command is overwritten and lost. (Remember that CBSY signifies the command phase is in progress and not the actual execution of the command.) The flowchart also includes a Parameter buffer full check. The CPU must wait until CPBF = 0 before writing a parameter to the Parameter register. If a parameter is issued while CPBF = 1, the previous parameter is overwritten and lost. An example of command output assembly language software is provided in Figure 20a. This software assumes that a command buffer exists in memory. The buffer is pointed at by the HL register. Figure 20b shows the command buffer structure.

The 8273 is a full duplex device, i.e., both the transmitter and receiver may be executing commands or passing interrupt results at any given time. (Separate Rx and Tx interrupt pins and result registers are provided for this reason.) However, there is only one Command register. Thus, the Command register must be used for only one command sequence at a time and the transmitter and receiver may never be simultaneously in a command

phase. A detailed description of the commands and their parameters is presented in a following section.




Figure 19. Command Phase Flowchart

```
;FUNCTION: COMMAND DISPATCHER;INPUTS: HL - COMMAND BUFFLE ADDRESS;OUTPUTS: NONE
          NONE
;DESTROYS: A,B,H,L,F/F'S;DESCRIPTION: CMDOUT ISSU
                    CMDOUT ISSUES THE COMMAND + PARAMETERS
; IN THE COMMAND BUFFER POINTED AT BY HL
CMDOUT: LXI
                       H, CMDBUF; POINT HL AT BUFFER
                                  ; 1ST ENTRY IS PAR. COUR
; POINT AT COMMAND BYTE
; READ 8273 STATUS
                       В,М
           MOV
           INX
                       Η
CMD1:
                       STAT73
                                  CBSY INTO CARRY; WAIT UNTIL CBSY=0
           RLC
                       ;ROTATE
                       CMD1
                                  :MOVE COMMAND BYTE TO A
; PUT COMMAND IN COMMAND REG
           MOV
                       COMM73
           OUT
                                   GET PARAMETER COUNT
TEST IF ZERO
CMD2:
                       A,B
           MOV
           ANA
           RZ.
                       : LF
                            Ø THEN DONE
            INX
                                   ; NOT DONE, SO POINT AT NEXT PAR
                                   ; DEC PARAMETER COUNT
           DCR
CMD3:
           ΙN
                       STAT73
                                  :READ 8273 STATUS
                       CPBF
CMD3
                                   TEST CPBF BIT
WAIT UNTIL CPBF IS 0
           ANI
JNZ
                                   :GET PARAMETER FROM BUFFER
           MOV
                       A.M
```

Figure 20A. Command Phase Software

JME

CMD2

PAR TO PARAMETER

:CHECK IF MORE PARAMETERS




Figure 208. Command Buffer Format

#### **Execution Phase Software**

During the Execution phase, the operation specified by the Command phase is performed. If the system utilizes DMA for data transfers, there is no CPU involvement during this phase, so no software is required. If non-DMA data transfers are used, either interrupts or polling is used to signal a data transfer request.

For interrupt-driven transfers the 8273 raises the appropriate INT pin. When responding to the interrupt, the CPU must determine whether it is a data transfer request or an interrupt signaling that an operation is complete and results are available. The CPU determines the cause by reading the Status register and interrogating the associated IRA (Interrupt Result Available) bit (Tx-IRA for TxINT and RxIRA for RxINT). If the IRA = 0, the interrupt is a data transfer request. If the IRA= 1, an operation is complete and the associated Interrupt Result register must be read to determine the completion status (goodlbadletc.). A software interrupt handler implementing the above sequence is presented as part of the Result phase software.

When polling is used to determine when data transfers are required, the polling routine reads the Status register looking for one of the INT bits to be set. When a set INT bit is found, the corresponding IRA bit is examined. Like in the interrupt-driven case, if the IRA= 0, a data transfer is required. If IRA= 1, an operation is complete and the Interrupt Result register needs to be read. Again, example polling software is presented in the next section.

#### Result Phase Software

During the Result phase the 8273 notifies the CPU of the outcome of a command. The Result phase is initiated by either a successful completion of an operation or an error detected during execution. Some commands such as reading or writing the I/O ports provide immediate results, that is, there is essentially no delay from the issuing of the command and when the result is available. Other commands such as frame transmit, take time to complete so their result is not available immediately. Separate result registers are provided to distinguish these two types of commands and to avoid interrupt handling for simple results.

Immediate results are provided in the Result register. Validity of information in this register is indicated to the CPU by way of the CRBF bit in the Status register. When the CPU completes the Command phase of an immediate command, it polls the Status register waiting until CRBF = 1. When this occurs, the CPU may read the

Result register to obtain the immediate result. The Result register provides only the results from immediate commands.

Example software for handling immediate results is shown in Figure 21. The routine returns with the result in the accumulator. The CPU then uses the result as is appropriate.

All non-immediate commands deal with either the transmitter or receiver. Results from these commands are provided in the TxI/R (Transmit 'Interrupt Result) and RxI/R (Receive Interrupt Result) registers respectively. Results in these registers are conveyed to the CPU by the TxIRA and RxIRA bits of the Status register. Results of non-immediate commands consist of one byte result interrupt code indicating the condition for the interrupt and, if required, one or more bytes supplying additional information. The interrupt codes and the meaning of the additional results are covered following the detailed command description.

Non-immediate results are passed to the CPU in response to either interrupts or polling of the Status register. Figure 22 illustrates an interrupt-driven result handler. (Please note that all of the software presented in this application note is not optimized for either speed or code efficiency. They are provided as a guide and to illustrate concepts.) This handler provides for interruptdriven data transfers as was promised in the last section. Users employing DMA-based transfers do not need the lines where the IRA bit is tested for zero. (These lines are denoted by an asterisk in the comments column.) Note that the INT bit is used to determine when all results have been read. All results must be read. Otherwise, the INT bit (and pin) will remain high and further interrupts may be missed. These routines place the results in a result buffer pointed at by RCRBUF and TxRBUF.

A typical result handler for systems utilizing polling is shown in Figure 23. Data transfers are also handled by this routine. his routine utilizes the routines of Figure 22 to handle the results

At this point, the reader should have a good conceptual feel about how the 8273 operates. It is now time for the particulars of each command to be discussed.

```
;FUNCTION: IMDRLT
;INPUTS: GONE
;OUTPUTS: HLSULT REGISTER IN A
:CALLS: GONE
:DESTROYS: A,F/F'S
DESCRIPTION: IMDRLT IS CALLED AFTER A CMDOUT FOR AN
; IMMEDIATE COMMAND TO REAC THE RESULT HLGISTER
IMDRLT: IN
                  STAT73
                           : REAC 8273 STATUS
                           ;TEST IF RESULT REG HLACY
;WAIT IF CRBF=0
         ANI
                  CKBF
         JZ
IN
                  IMDRLT
                  RESL73
                           : REAL HESULT REGISTER
         RET
```

Figure 21. Immediate Result Handler

;FUNCTION: RXI " INTERRUPT DRIVEN RESULT/DATA HANDLER;INPUTS: RCRBUF, RCVPNT;CALLS: NONE
;OUTPUTS: RCRBUF, RCVPNT;DESTROYS: NOTHING
;DESCRIPTION: RXI IS ENTERED AT A RECEIVER INTERRUPT.;THE INTERRUPT IS TESTED FOR DATA TRANSFER (IRA-0);OR RESULT (IRA-1). FOR DATA TRANSFER, THE DATA IS PLACED IN A BUFFER AT RCVPNT. RESULTS ARE PLACED IN;A BUFFER AT RCRBUF.
;A FLAG (RXFLAG) IS SET IF THE INTERRUPT WAS A RESULT.;CDATA TRANSFER INSTRUCTIONS ARE DENOTED BY (\*) AND;MAYBE ELIMINATED BY USERS USING DMA.

```
RXI:
           PUSH
                                   :SAVE HI
                       PSW
                                   ;SAVE PSW
           PUSH
           PUSH
                       В
                                   :SAVE B
                                  ; (*) READ 8273 STATUS
; (*) TEST IRA BIT
                       STAT77
RXIRA
           ANI
                       RXI2
RCRBUF
                                  ; (*) IF 0, DATA TRANSFER NEEDED
GET RESULT BUFFER POINTER
RXIl:
           LHLD
                       STAT77
                                   READ 8273 STATUS AGAIN
           ANI
                       RXINT
                                   TEST INT BIT
                       RXI4
                                    IF 0. THLN DONE
           J_2
                                   ;READ 8273 STATUS AGAIN
            ΙŃ
                       STAT73
                                  ;TEST IRA AGAIN
:LOOP UNTIL RESULT IS READY
:READY, READ RXI/R
:STORE RESULT IN BUFFER
:BUMP RESULT POINTER
           ANI
                       RXIRA
           JΖ
                       RXII
                       RXIR73
            Ιh
           MOV
                       A.M
                       RCRBUF
                                  RESTORE BUFFER POINTER
GO BACK TO SEE IF MOKE
(') GET DATA BUFFER POINTER
           SHLD
           JMP
                       RXII
RXI2:
           SHLD
                       RCVPNT
                       RCVCAT
M,A
                                           READ DATA VIA RXDACK
STORE DATA IN BUFFER
           ΙN
           MOV
                                           BUMP DATA POINTER
                                     (*) BUMP
(*) DONE
                       RXI3
           J MP
RXI4:
                       A,01H
                                   SET RX FLAG TO SHOW COMPLETION
           MVI
                       RXFLAG
                                   ; COMPLETION
RXI3:
           POP
                       В
                                   :RESTORE BC
                       PSW
                                  ; RESTORE PSW
            POP
            POP
                                    RESTORE HL
                       ENABLE INTERRUPTS
                       :DONE
```

:FUNCTION: TXI - INTERRUPT DRIVEN RESULT/DATA HANDLER
:INPUTS: TXHBUF, TXPNT. TXFLAG
;OUTPUTS: TXHBUF, TXPNT, TXFLAG
;CALLS: NOME
;DESTROYS: NOTHING
;LESCRIPTION: TXI IS ENTERED AT A TRANSMITTER INTERRUPT.
;THE INTERRUPT IS TESTED BY WAY OF THE IRA BIT TO SEE
;IF A DATA TRANSFER OR RESLLT COMPLETION HAS OCCURED.
;FOR DATA TRANSFERS (IRA=0), THE DATA IS OBTAINED FROM
;A BUFFLER LOCATION POINTED AT BY TXPNT. FOR COMPLETION,
;(IRA=1), THE RESULTS ARE READ AND PLACED AT A RESULT
;BUFFLER POINTED AT BY TXHBUF, AND THE TXFLAG IS SET
;TO INCICATE TO THE MAIN PROGRAM THAT A OPERATION IS
;COMPLETE. TX OPERATIONS HAVE ONLY ONE RESULT.
;LATA TRANSFER INSTRUCTIONS ARE DENOTED BY (\*). THESE
;MAYBE REMOVED BY USERS USING DMA.

```
PUSH
                                                    ;SAVE HL
                                                   :SAVE PSW
; (*) READ 8273 STATUS
; (*) TEST TXIRA BIT
; (*) IF 0, DATA TRANSFER
                 PUSH
                                   Phk
                                   STAT73
                 IN
                 ANI
                                   TXIRA
                 JZ
                                   TXI2
                                                   ; (1) IF U, DATA TRANSFER
; 1, THEN READ TXIR
:GET RESULT BUFFER POINTER
;STORE RESULT IN BUFFER
;BUMP RESULT POINTER
;RESTORE RESULT POINTER
;SET TXFLAG TO SHOW COMPLETION
;SET TAFLAG
                 L.HL.D
                                   TXRBUF
                 MOV
                                  M,A
                 INX
                 SHLC
                                   TXRBCF
                                   A, 01H
                                                     ;SET FLAG
:RESTORE PSW
;RESTORE HL
                 STA
POP
                                   TXFLAG
PSW
TXI1:
                 PUP
                                   :ENABLE INTERRUPTS
                 £. T
                                    ;DONE
TXI2:
                 LHLD
                                   TXPNT
                                                         (*) GET DATA POINTER
                                                    (*) GET DATA FOINTER

(*) GET DATA FROM BUFFER

(*) OUTPUT TO 8273 VIA TXDACK

(*) BUMP DATA POINTER

(*) RESTORE POINTER
                  MOV
                                   A.M
                 OUT
                                    TXDATA
                 INX
                                   Н
                 SHLD
                                                     ; (') RESTORE POINTER
: (*) RETURN AFTER RESTORE
                                   TXI
```

Figure 22. Interrupt-Driven Result Handlers
with Non-DMA Data Transfers

```
;FUNCTION: POLOP ;INPUTS: NONE
; =2 (TX COMPLETION), =3 (BOTH)
;CALLS:
          TXI, RXI
;DESTROYS:
              B,C
;DESCRIPTION: POLOP IS CALLED TO POLL THE 8277 EOR ;DATA TRANSFERS AND COMPLETION RESULTS. THE
ROUTINES TXI AND RXI ARE USED FOR THE ACTUAL ;TRANSFERS AND BUFFER WORK. POLOP RETURNS ;THE STATUS OF THEIR ACTION.
POLOP: PUSH
                     PSW
C,00H
                                 :SAVE PSW
                                 CLEAR C
                                 ;READ 8273 STATUS
POLOP1: IN
                      STAT73
                                 ; ARE TXINT OR RXINT SET?
           ANI
                      INT
           J2
IN
                      PEXIT
                                      EXIT
                                 ;HEAD 8273 STATUS
;TEST RX INT
                      STAT77
                      RXINT
           ANI
                                 YES, GO SERVICE RX
                      RXIC
                                 ;MUST BE TX, GO SERVICE IT;GET TX FLAG
           CALL
                      TXI
                      TXFLAG
           LDA
                                 ;WAS IT A COMPLETION? (0.);NO, SO JUST EXIT
                      PEXIT
           JNZ
                                 ;YES, UPDATE C
           INR
                                :TRY AGAIN
           JMP
                      POLOPI
                                 GO SERVICE RX
GET RX FLAG
WAS IT A COMPLETION? (01)
HXIC:
           CALL
                      RXI
                      RXFLAG
           LDA
                      01H
           CPI
           JNZ
ILR
                                 ;NO, SO JUST EXIT
;YES, UPDATE C
                      PEXIT
           JMF
                      POLOP1
                                 :TRY AGAIN
PEXIT:
           POP
                                 : RESTORE PSW
                      ; RETURN WITH COMP. STATUS IN C
           RET
                Figure 23. Polling Result Handler
```

# 8273 COMMAND DESCRIPTION

In this section, each command is discussed in detail. In order to shorten the notation, please refer to the command key in Table 1. The 8273 utilizes five different command types: Initialization/Configuration, Receive, Transmit, Reset, and Modem Control.

# Initialization/Configuration Commands

The Initialization/Configuration commands manipulate registers internal to the 8273 that define the various operating modes. These commands either set or reset specified bits in the registers depending on the type of command. One parameter is required. Set commands perform a logical OR operation of the parameter (mask) and the internal register. This mask contains 1s where register bits are to be set. A 0 in the mask causes no change in the corresponding register bit. Reset commands perform a logical AND operation of the parameter (mask) and the internal register, i.e., the mask is 0 to reset a register bit and a 1 to cause no change. Before presenting the commands, the register bit definitions are discussed.

#### TABLE 1. COMMAND SUMMARY KEY

 $B_0,\,B_1$  — LSB AND MSB OF RECEIVE BUFFER LENGTH  $R_0,\,R_1$  — LSB AND MSB OF RECEIVED FRAME LENGTH  $L_0,\,L_1$  — LSB AND MSB OF TRANSMIT FRAME LENGTH  $A_1,\,A_2$  — MATCH ADDRESSES FOR SELECTIVE RECEIVE RIC — RECEIVER INTERRUPT RESULT CODE TIC — TRANSMITTER INTERRUPT RESULT CODE A — ADDRESS FIELD OF RECEIVED FRAME C — CONTROL FIELD OF RECEIVED FRAME

- D<sub>7</sub>-D<sub>6</sub>: Not Used These bits must not be manipulated by any command; i.e., D<sub>7</sub>-D<sub>6</sub> must be 0 for the Set command and 1 for the Reset command.
- D<sub>5</sub>: HDLC Abort When this bit is set, the 8273 will interrupt when 7 1s (HDLC Abort) are received by an active receiver. When reset, an SDLC Abort (8 1s) will cause an interrupt.
- D<sub>4</sub>: EOP Interrupt Reception of an EOP character (0 followed by 7 1s) will cause the 8273 to interrupt the CPU when this bit is set. Loop controller stations use this mode as a signal that a polling frame has completed the loop. No EOP interrupt is generated when this bit is reset.
- Early Tx Interrupt This bit specifies when the  $D_3$ : transmitter should generate an end of frame interrupt. If this bit is set, an interrupt is generated when the last data character has been passed to the 8273. If the user software issues another transmit command within two byte times, the final flag interrupt does not occur and the new frame is transmitted with only one flag of separation. If this restriction is not met, more than one flag will separate the frames and a frame complete interrupt is generated after the closing flag. If the bit is reset, only the frame complete interrupt occurs. This bit, when set, allows a single flag to separate consecutive frames.
- D<sub>2</sub>: Buffered Address and Control When set, the address and control fields of received frames are buffered in the 8273 and passed to the CPU as results after a received frame interrupt (they are not transferred to memory with the information field). On transmit, the A and C fields are passed to the 8273 as parameters. This mode simplifies buffer management. When this bit is reset, the A and C fields are passed to and from memory as the first two data transfers.
- D<sub>1</sub>: Prefrarne Sync When set, the 8273 prefaces each transmitted frame with two characters before the opening flag. These two characters provide 16 transitions to allow synchronization of the opposing receiver. To guarantee 16 transitions, the two characters are 55H-55H for non-NRZI mode (see Serial 1D Register description) or 00H-00H for NRZI mode. When reset, no preframe characters are transmitted.
- D<sub>0</sub>: Flag Stream When set, the transmitter will start sending flag characters as soon as it is idle; i.e., immediately if idle when the command is issued or after a transmission if the transmitter is active when this bit is set. When reset, the transmitter starts sending Idle characters on the next character boundary if idle already, or at the end of a transmission if active.




Figure 24. Operating Mode Register

#### Serial I/O Mode Register (Figure 25)

- D<sub>7</sub>-D<sub>3</sub>: Not Used These bits must be 0 for the Set command and 1 for the Reset command.
- D<sub>2</sub>: Data Loopback— When set, transmitted data (TxD) is internally routed to the receive data circuitry. When reset, TxD and RxD are independent.
- D<sub>1</sub>: Clock *Loopback* When set,  $\overline{\mathsf{TxC}}$  is internally routed to  $\overline{\mathsf{RxC}}$ . When reset, the clocks are independent.
- D<sub>0</sub>: NRZI (Non-Return to Zero Inverted) When set, the 8273 assumes the received data is NRZI encoded, and NRZI encodes the transmitted data. When reset, the received and transmitted data are treated as a normal positive logic bit stream.

#### Data Transfer Mode Register (Figure 26)

- D<sub>7</sub>-D<sub>1</sub>: Not Used These bits must be 0 for the Set command and 1 for the Reset command.
- D<sub>0</sub>: Interrupt Data Transfer When set, the 8273 will interrupt the CPU when data transfers are required (the corresponding IRA Status register bit will be 0 to signify a data transfer interrupt rather than a Result phase interrupt). When reset, 8273 data transfers are performed through DMA requests on the DRQ pins without interrupting the CPU.




Figure 25. Serial I/O Mode Register




Figure 26. Data Transfer Mode Register

#### One Bit Delay Register (Figure 27)

D<sub>7</sub>: One Bit Delay — When set, the 8273 retransmits the received data stream one bit delayed. This mode is entered and exited at a received character boundary. When reset, the transmitted and received data are independent. This mode is utilized for loop operation and is discussed in a later section.

D<sub>6</sub>-D<sub>0</sub>: Not Used — These bits must be 0 for the Set command and 1 for the Reset command.




Figure 27. One Bit Delay Mode Register

Figure 28 shows the Set and Reset commands associated with the above registers. The mask which sets or resets the desired bits is treated as a single parameter. These commands do not interrupt nor provide results during the Result phase. After reset, the 8273 defaults to all of these bits reset.

REGISTER	COMMAND	HEX CODE	PARAMETER
ONE BIT DELAY MODE	SET	A4	SET MASK
	RESET	64	RESET MASK
DATA TRANSFER MODE	SET	97	SET MASK
	RESET	57	RESET MASK
	SET	91	SET MASK
OPERATING MODE	RESET	51	RESET MASK
	SET	A0	SET MASK
SERIAL I/O MODE	RESET	60	RESET MASK

Figure 28. Initialization/Configuration Command Summary

#### Receive Commands

The 8273 supports three receive commands plus a receiver disable function.

## General Receive

When commanded to General Receive, the 8273 passes all frames either to memory (DMA mode) or to the CPU (non-DMA mode) regardless of the contents of the frame's address field. This command is used for primary and loop controller stations. Two parameters are required:  $B_0$  and  $B_1$ . These parameters are the LSB and MSB of the receiver buffer size. Giving the 8273 this extra information alleviates the CPU of the burden of checking for buffer overflow. The 8273 will interrupt the CPU if the received frame attempts to overfill the allotted buffer space.

#### Selective Receive

In Selective Receive, two additional parameters besides  $B_0$  and  $B_1$  are required:  $A_1$  and  $A_2$ . These parameters are two address match bytes. When commanded to Selective Receive, the 8273 passes to memory or the CPU only those frames having an address field matching either  $A_1$  or  $A_2$ . This command is usually used for secondary stations with  $A_1$  being the secondary address and  $A_2$  is the "All Parties" address. If only one match byte is needed,  $A_1$  and  $A_2$  should be equal. As in General Receive, the 8273 counts the incoming data bytes and interrupts the CPU if  $B_0$ ,  $B_1$  is exceeded.

#### Selective Loop Receive

This command is very similar in operation to Selective Receive except that One Bit Delay mode must be set and that the loop is captured by placing transmitter in Flag Stream mode automatically after an EOP character is detected following a selectively received frame. The details of using the 8273 in loop configurations is discussed in a later section so please hold questions until then.

The handling of interrupt results is common among the three commands. When a frame is received without error, i.e., the FCS is correct and  $\overline{CD}$  (Carrier Detect) was active throughout the frame or no attempt was made to overfill the buffer; the 8273 interrupts the CPU following the closing flag to pass the completion results. These results, in order, are the receiver interrupt result code (RIC), and the byte length of the information field of the received frame (R<sub>0</sub>, R<sub>1</sub>). If Buffered mode is selected, the address and control fields are passed as two additional results. If Buffered mode is not selected, the address and control fields are passed as the first two data transfers and R<sub>0</sub>, R<sub>1</sub> reflect the information field length plus two.

#### Receive Disable

The receiver may also be disabled using the Receive Disable command. This command terminates any receive operation immediately. No parameters are required and no results are returned.

The details for the Receive command are shown in Figure 29. The interrupt result code key is shown in Figure 30. Some explanation of these result codes is appropriate.

The interrupt result code is the first byte passed to the CPU in the RxI/R register during the Result phase. Bits  $D_4$ – $D_0$  define the cause of the receiver interrupt. Since each result code has specific implications, they are discussed separately below.

COMMAND	HEX CODE	PARAM- ETERS	RESULTS* RxI/R
GENERAL RECEIVE	C0	B <sub>0</sub> , B <sub>1</sub>	RIC, R <sub>0</sub> , R <sub>1</sub> , A, C
SELECTIVE RECEIVE	C1	B <sub>0</sub> . B <sub>1</sub> , A <sub>1</sub> , A <sub>2</sub>	RIC, R <sub>0</sub> , R <sub>1</sub> , A, C
SELECTIVE LOOP RECEIVE	C2	B <sub>0</sub> , B <sub>1</sub> , A <sub>1</sub> , A <sub>2</sub>	RIC, RO, R1, A. C
DISABLE RECEIVER	C5	NONE	NONE

 $^{\prime}\text{A}$   $\,$  AND C ARE PASSED AS RESULTS ONLY IN BUFFERED MODE.

Figure 29. Receiver Command Summary

RIC D7-D0	RECEIVER INTERRUPT RESULT CODE	Rx STATUS AFTER INT		
* 00000	A <sub>1</sub> MATCH OR GENERAL RECEIVE	ACTIVE		
* 00001	A <sub>2</sub> MATCH	ACTIVE		
000 00011	CRC ERROR	ACTIVE		
000 00100	ABORT DETECTED	ACTIVE		
000 00101	IDLE DETECTED	DISABLED		
000 00110	EOP DETECTED	DISABLED		
000 00111	FRAME < 32 BITS	ACTIVE		
000 01000	DMAOVERRUN	DISABLED		
000 01001	MEMORY BUFFER OVERFLOW	DISABLED		
000 01010	CARRIER DETECT FAILURE	DISABLED		
000 01011	RECEIVER INTERRUPT OVERRUN	DISABLED		
*D7-D5	PARTIAL BYTE RECEIVED			
111	ALL & BITS OF LAST BYTE			
000	$D_0$			
100	D <sub>1</sub> -D <sub>0</sub>			
010	-1 -0			
110	-3 -0			
001 D <sub>4</sub> D- <sub>0</sub>				
101	. •			
011	D <sub>6</sub> -D <sub>0</sub>			

The first two result codes result from the error-free reception of a frame. If the frame is received correctly after a General Receive command, the first result is returned. If either Selective Receive command was used (normal or loop), a match with  $A_1$  generates the first result code and a match with  $A_2$  generates the second. In either case, the receiver remains active after the interrupt; however, the internal buffer size counters are not reset. That is, if the receive command indicated 100 bytes were allocated to the receive buffer ( $B_0$ ,  $B_1$ ) and an 80-byte frame was received correctly, the maximum next frame size that could be received without recommanding the receiver (resetting  $B_0$  and  $B_1$ ) is 20 bytes. Thus,

Figure 30. Receiver Interrupt Result Codes (RIC)

each frame reception. DMA and/or memory pointers are usually updated at this time. (Note that users who do not wish to take advantage of the 8273's buffer management features may simply use  $B_0$ ,  $B_1 = 0$ FFH for each receive command. Then frames of 65K bytes may be received without buffer overflow errors.)

The third result code is a CRC error. This indicates that

it is common practice to recommand the receiver after

The third result code is a CRC error. This indicates ihat a frame was received in the correct format (flags, etc.); however, the received FCS did not check with the internally generated FCS. The frame should be discarded. The receiver remains active. (Do not forget that even though an error condition has been detected, all frame information up until that error has either been transferred to memory or passed to the CPU. This information should be invalidated. This applies to all receiver error conditions.) Note that the FCS, either transmitted or received, is never available to the CPU.

The Abort Detect result occurs whenever the receiver sees either an SDLC (8 1s) or an HDLC (7 1s), depending on the Operating Mode register. However, the intervening Abort character between a closing flag and an Idle does not generate an interrupt. If an Abort character (seen by an active receiver within a frame) is not preceded by a flag and is followed by an Idle, an interrupt will be generated for the Abort, followed by an Idle inter-

rupt one character time later. The Idle Detect result occurs whenever 15 consecutive 1s are received. After the Abort Detect interrupt, the receiver remains active. After the Idle Detect interrupt, the receiver is disabled and must be recommanded before further frames may be received.

If the EOP Interrupt bit is set in the Operating Mode register, the EOP Detect result is returned whenever an EOP character is received. The receiver is disabled, so the Idle following the EOP does not generate an Idle Detect interrupt.

The minimum number of bits in a valid frame between the flags is 32. Fewer than 32 bits indicates an error. If Buffered mode is selected, such frames are ignored, i.e., no data transfers or interrupts are generated. In non-Buffered mode, a < 32-bit frame generates an interrupt with the < 32-bit Frame result since data transfers may already have disturbed the 8257 or interrupt handler. The receiver remains active.

The DMA Overrun result results from the DMA controller being too slow in extracting data from the 8273, i.e., the RxDACK signal is not returned before the next received byte is ready for transfer. The receiver is disabled if this error condition occurs.

The Memory Buffer Overflow result occurs when the number of received bytes exceeds the receiver buffer length supplied by the  $B_0$  and  $B_1$  parameters in the receive command. The receiver is disabled.

The Carrier Detect Failure result occurs when the  $\overline{CD}$  pin goes high (inactive) during reception of a frame. The  $\overline{CD}$  pin is used to qualify reception and must be active by the time the address field starts to be received. If  $\overline{CD}$  is lost during the frame, a  $\overline{CD}$  Failure interrupt is generated and the receiver is disabled. No interrupt is generated if  $\overline{CD}$  goes inactive between frames.

If a condition occurs requiring an interrupt be generated before the CPU has finished reading the previous interrupt results, the second interrupt is generated after the current Result phase is complete (the RxINT pin and status bit go low then high). However, the interrupt result for this second interrupt will be a Receive Interrupt Overrun. The actual cause of the second interrupt is lost. One case where this may occur is at the end of a received frame where the line goes idle. The 8273 generates a received frame interrupt after the closing flag and then 15-bit times later, generates an Idle Detect interrupt. If the interrupt service routine is slow in reading the first interrupt's results, the internal RxI/R register still contains result information when the Idle Detect interrupt occurs. Rather than wiping out the previous results, the 8273 adds a Receive Interrupt Overrun result as an extra result. If the system's interrupt structure is such that the second interrupt is not acknowledged (interrupts are still disabled from the first interrupt), the Receive Interrupt Overrun result is read as an extra result, after those from the first interrupt. If the second interrupt is serviced, the Receive Interrupt Overrun is returned as a single result. (Note that the INT pins supply the necessary transitions to support a Programmable Interrupt Controller such as the Intel 8259. Each interrupt generates a positive-going edge on the appropriate INT pin and the high level is held until the interrupt is completely serviced.) In general, it is possible to have interrupts occurring at one character time intervals. Thus the interrupt handling software must have at least that much response and service time.

The occurrence of Receive Interrupt Overruns is an indication of marginal software design; the system's interrupt response and servicing time is not sufficient for the data rates being attempted. It is advisable to configure the interrupt handling software to simply read the interrupt results, place them into a buffer, and clear the interrupt as quickly as possible. The software can then examine the buffer for new results at its leisure, and take appropriate action. This can easily be accomplished by using a result buffer flag that indicates when new results are available. The interrupt handler sets the flag and the main program resets it once the results are retrieved.

Both SDLC and HDLC allow frames which are of arbitrary length (>32 bits). The 8273 handles this N-bit reception through the high order bits ( $D_7$ – $D_5$ ) of the result code. These bits code the number of valid received bits in the last received information field byte. This coding is shown in Figure 30. The high order bits of the received partial byte are indeterminate. [The address, control, and information fields are transmitted least significant bit ( $A_0$ ) first. The FCS is complemented and transmitted most significant bit first.]

# **Transmit Commands**

The 8273 transmitter is supported by three Transmit commands and three corresponding Abort commands.

#### Transmit Frame

The Transmit Frame command simply transmits a frame. Four parameters are required when Buffered mode is selected and two when it is not. In either case, the first two parameters are the least and the most significant bytes of the desired frame length ( $L_0$ ,  $L_1$ ). In Buffered mode,  $L_0$  and  $L_1$  equal the length in bytes of the desired information field, while in the non-Buffered mode,  $L_0$  and  $L_1$  must be specified as the information field length plus two. ( $L_0$  and  $L_1$  specify the number of data transfers to be performed.) In Buffered mode, the address and control fields are presented to the transmitter as the third and fourth parameters respectively. In non-Buffered mode, the A and C fields must be passed as the first two data transfers.

When the Transmit Frame command is issued, the 8273 makes  $\overline{\text{RTS}}$  (Request-to-Send) active (pin low) if it was not already. It then waits until  $\overline{\text{CTS}}$  (Clear-to-Send) goes active (pin low) before starting the frame. If the Preframe Sync bit in the Operting Mode register is set, the transmitter prefaces two characters (16 transitions) before the opening flag. If the Flag Stream bit is set in the Operating Mode register, the frame (including Preframe Sync if selected) is started on a flag boundary. Otherwise the frame starts on a character boundary.

At the end of the frame, the transmitter interrupts the CPU (the interrupt results are discussed shortly) and returns to either Idle or Flag Stream, depending on the Flag Stream bit of the Operating Mode register. If RTS was active before the transmit command, the 8273 does not change it. If it was inactive, the 8273 will deactivate it within one character time.

#### Loop Transmit

Loop Transmit is similar to Frame Transmit (the parameter definition is the same). But since it deals with loop configurations, One Bit Delay mode must be selected.

If the transmitter is not in Flag Stream mode when this command is issued, the transmitter waits until after a received EOP character has been converted to a flag (this is done automatically) before transmitting. (The one bit delay is, of course, suspended during transmit.) If the transmitter is already in Flag Stream mode as a result of a selectively received frame during a Selective Loop Receive command, transmission will begin at the next flag boundary for Buffered mode or at the third flag boundary for non-Buffered mode. This discrepancy is to allow time for enough data transfers to occur to fill up the internal transmit buffer. At the end of a Loop Transmit, the One Bit Delay mode is re-entered and the flag stream mode is reset. More detailed loop operation is covered later.

# Transmit Transparent

The Transmit Transparent command enables the 8273 to transmit a block of raw data. This data is without SDLC protocol, i.e., no zero bit insertion, flags, or FCS. Thus it is possible to construct and transmit a Bi-Sync message for front-end processor switching or to construct and transmit an SDLC message with incorrect FCS for diagnostic purposes. Only the  $L_0$  and  $L_1$  parameters are used since there are not fields in this mode. (The 8273 does not support a Receive Transparent command.)

## **Abort Commands**

Each of the above transmit commands has an associated Abort command. The Abort Frame Transmit command causes the transmitter to send eight contiguous ones (no zero bit insertion) immediately and then revert to either idle or flag streaming based on the Flag Stream bit. (The 8 1s as an Abort character is compatible with both SDLC and HDLC.)

For Loop Transmit, the Abort Loop Transmit command causes the transmitter to send one flag and then revert to one bit delay. Loop protocol depends upon FCS errors to detect aborted frames.

The Abort Transmit Transparent simply causes the transmitter to revert to either idles or flags as a function of the Flag Stream mode specified.

The Abort commands require no parameters, however, they do generate an interrupt and return a result when complete.

A summary of the Transmit commands is shown in Figure 31. Figure 32 shows the various transmit interrupt result codes. As in the receiver operation, the transmitter generates interrupts based on either good

completion of an operation or an error condition to start the Result phase.

The Early Transmit Interrupt result occurs after the last data transfer to the 8273 if the Early Transmit Interrupt bit is set in the Operating Mode register. If the 8273 is commanded to transmit again within two character times, a single flag will separate the frames. (Buffered mode must be used for a single flag to separate the frames. If non-Buffered mode is selected, three flags will separate the frames.) If this time constraint is not met, another interrupt is generated and multiple flags or idles will separate the frames. The second interrupt is the normal Frame Transmit Complete interrupt. The Frame Transmit Complete result occurs at the closing flag to signify a good completion.

The DMA Underrun result is analogous to the DMA Overrun result in the receiver. Since SDLC does not support intraframe time fill, if the DMA controller or CPU does not supply the data in time, the frame must be aborted. The action taken by the transmitter on this error is automatic. It aborts the frame just as if an Abort command had been issued.

Clear-to-Send Error result is generated if  $\overline{\text{CTS}}$  goes inactive during a frame transmission. The frame is aborted as above.

The Abort Complete result is self-explanatory. Please note however that no Abort Complete interrupt is generated when an automatic abort occurs. The next command type consists of only one command.

			_
COMMAND	HEX CODE	PARAMETERS'	RESULTS TxI/R
TRANSMIT FRAME	C8	L <sub>0</sub> . L <sub>1</sub> . A. C	TIC
ABORT	CC	NONE	TIC
LOOP TRANSMIT	CA	L <sub>0</sub> , L <sub>1</sub> , A. C	TIC
ABORT	CE	NONE	TIC
TRANSMIT TRANSPARENT	CD	L <sub>0</sub> , L <sub>1</sub>	TIC
ABORT	CD	NONE	TIC

'A AND C ARE PASSED AS PARAMETERS IN BUFFERED MODE ONLY.

Figure 31. Transmitter Command Summary

TIC D7-D0	TRANSMITTER INTERRUPT RESULT CODE	Tx STATUS AFTER INT
000 01100	EARLY Tx INTERRUPT	ACTIVE
000 01101	FRAME Tx COMPLETE	IDLE OR FLAGS
000 01110	DMA UNDERRUN	ABORT
000 01111	CLEAR TO SEND ERROR	ABORT
000 10000	ABORT COMPLETE	IDLE OR FLAGS

Figure 32. Transmitter Interrupt Result Codes

# Reset Command

The Reset command provides a software reset function for the 8273. It is a special case and does not utilize the normal command interface. The reset facility is provided in the Test Mode register. The 8273 is reset by simply outputting a 01H followed by a OOH to the Test Mode register. Writing the 01 followed by the 00 mimicks the action required by the hardware reset. Since the 8273 requires time to process the reset internally, at least 10 cycles of the ØCLK clock must occur between the

writing of the 01 and the 00. The action taken is the same as if a hardware reset is performed, namely:

- 1. The modem control outputs are forced high inactive).
- 2. The 8273 Status register is cleared.
- 3. Any commands in progress cease.
- The 8273 enters an idle state until the next command is issued.

#### Modem Control Commands

The modem control ports were discussed earlier in the Hardware section. The commands used to manipulate these ports are shown in Figure 33. The Read Port A and Read Port B commands are immediate. The bit definition for the returned byte is shown in Figures 13 and 14. Do not forget that the returned value represents the logical condition of the pin, i.e., pin active (low) = bit set

PORT	COMMAND	HEX CODE	PARAMETER	REG RESULT
A INPUT	READ	22	NONE	PORTVALUE
	READ	23	NONE	PORTVALUE
ВОПТРОТ	SET	A3	SET MASK	NONE
	RESET	63	RESETMASK	NONE

Figure 33. Modern Control Command Summary

The Set and Reset Port B commands are similar to the Initialization commands in that they use a mask parameter which defines the bits to be changed. Set Port B utilizes a logical OR mask and Reset Port B uses a logical AND mask. Setting a bit makes the pin active (low). Resetting the bit deactivates the pin (high).

To help clarify the numerous timing relationships that occur and their consequences, Figures 34 and 35 are provided as an illustration of several typical sequences. It is suggested that the reader go over these diagrams and re-read the appropriate part of the previous sections if necessary.

#### **HLDC CONSIDERATIONS**

The 8273 supports HDLC as well as SDLC. Let's discuss how the 8273 handles the three basic HDLC/SDLC differences: extended addressing, extended control, and the 7 1s Abort character.

Recalling Figure 4A, HDLC supports an address field of indefinite length. The actual amount of extension used is determined by the least significant bit of the characters immediately following the opening flag. If the LSB is 0, more address field bytes follow. If the LSB is 1, this byte is the final address field byte. Software must be used to determine this extension.

If non-Buffered mode is used, the A, C, and I fields are in memory. The software must examine the initial characters to find the extent of the address field. If Buffered mode is used, the characters corresponding to the SDLC A and C fields are transferred to the CPU as interrupt results. Buffered mode assumes the two characters following the opening flag are to be transferred as interrupt results regardless of content or meaning. (The 8273

does not know whether it is being used in an SDLC or an HDLC environment.) In SDLC, these characters are necessarily the A and C field bytes, however in HDLC, their meaning may change depending on the amount of extension used. The software must recognize this and examine the transferred results as possible address field extensions.

Frames may still be selectively received as is needed for secondary stations. The Selective Receive command is still used. This command qualifies a frame reception on the first byte following the opening flag matching either of the  $A_1$  or  $A_2$  match byte parameters. While this does not allow qualification over the complete range of HDLC addresses, it does perform a qualification on the first address byte. The remaining address field bytes, if any, are then examined via software to completely qualify the frame.

Once the extent of theaddress field is found, the following bytes form the control field. The same LSB test used for the address field is applied to these bytes to determine the control field extension, up to two bytes maximum. The remaining frame bytes in memory represent the information field.

The Abort character difference is handled in the Operating Mode register. If the HDLC Abort Enable bit is set, the reception of seven contiguous ones by an active receiver will generate an Abort Detect interrupt rather than eight ones. (Note that both the HDLC Abort Enable bit and the EOP Interrupt bit must not be set simultaneously.)


Now let's move on to the SDLC loop configuration discussion.

#### LOOP CONFIGURATION

Aside from use in the normal data link applications, the 8273 is extremely attractive in loop configuration due to the special frame-level loop commands and the Digital Phase Locked Loop. Toward this end, this section details the hardware and software considerations when using the 8273 in a loop application.


The loop configuration offers a simple, low-cost solution for systems with multiple stations within a small physical location, i.e., retail stores and banks. There are two primary reasons to consider a loop configuration. The interconnect cost is lower for a loop over a multipoint configuration since only one twisted pair or fiber optic cable is used. (The loop configuration does not support the passing of distinct clock signals from station to station.) In addition, loop stations do not need the intelligence of a multi-point station since the loop protocol is simpler. The most difficult aspects of loop station design are clock recovery and implementation of one bit delay (both are handled neatly by the 8273).


Figure 36 illustrates a typical loop configuration with one controller and two down-loop secondaries. Each station must derive its own data timing from the received data stream. Recalling our earlier discussion of the DPLL, notice that  $\overline{\text{TxC}}$  and  $\overline{\text{RxC}}$  clocks are provided by the  $\overline{\text{DPLL}}$  output. The only clock required in the secondaries is a simple, non-synchronized clock at 32 times the desired baud rate. The controller requires both 32 x and 1x clocks. (The 1x is usually implementeo by dividing the 32 x clock with a 5-bit divider. However, there is no synchronism requirement between these clocks so any convenient implementation may be used.)



B. CARRIER DETECT FAILURE DURING FRAME RECEPTION

Figure 34. Sample Receiver Timing Diagrams









Figure 35. Sample Transmitter Timing Diagrams



A quick review of loop protocol is appropriate. All communication on the loop is controlled by the loop controller. When the controller wishes to allow the secondaries to transmit, it sends a polling frame (the control field contains a poll code) followed by an EOP (Endof-Poll) character. The secondaries use the EOP character to capture the loop and insert a response frame as will be discussed shortly.

The secondaries normally operate in the repeater mode, retransmitting received data with one bit time of delay. All received frames are repeated. The secondary uses the one bit time of delay to capture the loop.

When the loop is idle (no frames), the controller transmits continuous flag characters. This keeps transitions on the loop for the sake of down-loop phase locked loops. When the controller has a non-polling frame to transmit, it simply transmits the frame and continues to send flags. The non-polling frame is then repeated around the loop and the controller receives it to signify a complete traversal of the loop. At the particular secondary addressed by the frame, the data is transferred to memory while being repeated. Other secondaries simply repeat it.

If the controller wants to poll the secondaries, it transmits a polling frame followed by all 1s (no zero bit insertion). The final zero of the closing frame plus the first seven I s form an EOP. While repeating, the secondaries monitor their incoming line for an EOP. When an EOP is received, the secondary checks if it has any response for the controller. If not, it simply continues repeating. If the secondary has a response, it changes the seventh EOP one into a zero (the one bit time of delay allows time for this) and repeats it, forming a flag for the down-loop stations. After this flag is transmitted,

the secondary terminates its repeater function and inserts its response frame (with multiple preceding flags if necessary). After the closing flag of the response, the secondary re-enters its repeater function, repeating the up-loop controller Is. Notice that the final zero of the response's closing flag plus the repeated Is from the controller form a new EOP for the next down-loop secondary. This new EOP allows the next secondary to insert a response if it desires. This gives each secondary a chance to respond.

Back at the controller, aiter the polling frame has been transmitted and the continuous Is started, the controller waits until it receives an EOP. Receiving an EOP signifies to the controller that the original frame has propagated around the loop followed by any responses inserted by the secondaries. At this point, the controller may either send flags to idle the loop or transmit the next frame. Let's assume that the loop is implemented completely with the 8273s and describe the command flows for a typical controller and secondary.

The loop controller is initialized with commands which specify that the NRZI, Preframe Sync, Flag Stream, and EOP Interrupt modes are set. Thus, the controller encodes and decodes all data using NRZI format. Preframe Sync mode specifies that all transmitted frames be prefaced with 16 line transitions. This ensures that the minimum of 12 transitions needed by the DPLLs to lock after an all 1s line have occurred by the time the secondary sees a frame's opening flag. Setting the Flag Stream mode starts the transmitter sending flags which idles the loop. And the EOP Interrupt mode specifies that the controller processor will be interrupted whenever the active receiver sees an EOP, indicating the completion of a poll cycle.

When the controller wishes to transmit a non-polling frame, it simply executes a Frame Transmit command. Since the Flag Stream mode is set, no EOP is formed after the closing flag. When a polling frame is to be transmitted, a General Receive command is executed first. This enables the receiver and allows reception of all incoming frames; namely, the original polling frame plus any response frames inserted by the secondaries. After the General Receive command, the frame is transmitted with a Frame Transmit command. When the frame is complete, a transmitter interrupt is generated. The loop controller processor uses this interrupt to reset Flag Stream mode. This causes the transmitter to start sending all Is. An EOP is formed by the last fiag and the first 7 Is. This completes the loop controller transmit sequence.

At any time following the start of the polling frame transmission the loop controller receiver will start receiving frames. (The exact time difference depends, of course, on the number of down-loop secondaries due to each inserting one bit time of delay.) The first received frame is simply the original polling frame. However, any additional frames are those inserted by the secondaries. The loop controller processor knows all frames have been received when it sees an EOP Interrupt. This interrupt is generated by the 8273 since the EOP Interrupt mode was set during initialization. At this point, the transmitter may be commanded either to enter Flag

Stream mode, idling the loop, or to transmit the next frame. A flowchart of the above sequence is shown in Figure 37.

The secondaries are initialized with the NRZI and One Bit Delay modes set. This puts the 8273 into the repeater mode with the transmitter repeating the received data with one bit time of delay. Since a loop station cannot transmit until it sees and EOP character, any transmit command is queued until an EOP is received. Thus whenever the secondary wishes to transmit a response, a Loop Transmit command is issued. The 8273 then waits until it receives an EOP. At this point, the receiver changes the EOP into a flag, repeats it, resets One Bit Delay mode stopping the repeater function, and sets the transmitter into Flag Stream mode. This captures the loop. The transmitter now inserts its message. At the closing flag, Flag Stream mode is reset, and One Bit Delay mode is set, returning the 8273 to repeater function and forming an EOP for the next down-loop station. These actions happen automatically after a Loop Transmit command is issued.




Figure 37. Loop Controller Flowchart

When the secondary wants its receiverenabled, a Selective Loop Receive command is issued. The receiver then looks for a frame having a match in the Address field. Once such a frame is received, repeated, and transferred to memory, the secondary's processor is interrupted with the appropriate Match interrupt result and the 8273 continues with the repeater function until an EOP is received, at which point the loop is captured as above. The processor should use the interrupt to determine if it has a message for the controller. If it does, it simply issues a Loop Transmit command and things progress as above. If the processor has no message, the software must reset the Flag Stream mode bit in the Operating Mode register. This will inhibit the 8273 from capturing the loop at the EOP. (The match frame and the EOP may be separated in time by several frames depending on how many up-loop stations inserted messages of their own.) If the timing is such that the receiver has already captured the loop when the Flag Stream mode bit is reset, the mode is exited on a flag boundary and the frame just appears to have extra closing flags before the EOP. Notice that the 8273 handles the queuing of the transmit commands and the setting and resetting of the mode bits automatically. Figure 38 illustrates the major points of the secondary command sequence.




Figure 38. Loop Secondary Flowchart

When an off-line secondary wishes to come on-line, it must do so in a manner which does not disturb data on the loop. Figure 39 shows a typical hardware interface. The line labeled Port could be one of the 8273 Port B outputs and is assumed to be high (1) initially. Thus up-loop data is simply passed down-loop with no delay: however, the receiver may still monitor data on the loop. To come on-line, the secondary is initialized with only the EOP Interrupt mode set. The up-loop data is then monitored until an EOP occurs. At this point, the secondary's CPU is interrupted with an EOP interrupt. This signals the CPU to set One Bit Delay mode in the 8273 and then to set Port low (active). These actions switch the secondary's one bit delay into the loop. Since after the EOP only 1s are traversing the loop, no loop disturbance occurs. The secondary now waits for the next EOP, captures the loop, and inserts a "new on-line" message. This signals the controller that a new secondary exists and must be acknowledged. After the secondary receives its acknowledgement, the normal command flow is used.

It is hopefully evident from the above discussion that the 8273 offers a very simple and easy to implement solution for designing loop stations whether they are controllers or down-loop secondaries.




Figure 39. Loop Interface

#### APPLICATION EXAMPLE

This section describes the hardware and software of the 827318085 system used to verify the 8273 implementation of SDLC on an actual IBM SDLC Link. This IBM link was gratefully volunteered by Raytheon Data Systems in Norwood, Mass. and I wish to thank them for their generous cooperation. The IBM system consisted of a 370 Mainframe, a 3705 Communications Processor, and a 3271 Terminal Controller. A Comlink II Modem supplied the modem interface and all communications took place at 4800 baud. In addition to observing correct responses, a Spectron D601B Datascope was used to verify the data exchanges. A block diagram of the system is shown in Figure 40. The actual verification was accomplished by the 8273 system receiving and responding to polls from the 3705. This method was used on both point-to-point and multi-point configurations. No attempt was made to implement any higher protocol software over that of the poll and poll responses since such software would not affect the verification of the 8273 implementation. As testimony to the ease of use of the 8273, the system worked on the first try.




Figure 40. Raytheon Block Diagram

An SDK-85 (System Design Kit) was used as the core 8085 system. This system provides up to 4K bytes of ROMIEPROM, 512 bytes of RAM, 76 I/O pins, plus two timers as provided in two 8755 Combination EPROM/I/O devices and two 8155 Combination RAM/I/O/Timer devices. In addition, 5 interrupt inputs are supplied on the 8085. The address, data, and control buses are buffered by the 8212 and 8216 latches and bidirectional bus drivers. Although it was not used in this application, an 8279 Display Driver/Keyboard Encoder is included to interface the on-board display and keyboard. A block diagram of the SDK-85 is shown in Figure 41. The 8273 and associated circuitry was constructed on the ample wire-wrap area provided for the user.

The example 827318085 system is interrupt-driven and uses DMA for all data transfers supervised by an 8257 DMA Controller. A 2400 baud asynchronous line, implemented with an 8251A USART, provides communication between the software and the user. 8253 Programmable Interval Timer is used to supply the baud rate clocks for the 8251A and 8273. (The 8273 baud rate clocks were used only during initial system debug. In actual operation, the modem supplied these clocks via the RS-232 interface.) Two 2142 1K × 4 RAMs provided 512 bytes of transmitter and 512 bytes of receiver buffer memory. (Command and result buffers, plus miscellaneous variables are stored in the 8155s.) The RS-232 interface utilized MC1488 and MC1489 RS-232 drivers and receivers. The schematic of the system is shown in Figure 42.

One detail to note is the DMA and interrupt structure of the transmit and receive channels. In both cases, the receiver is always given the higher priority (8257 DMA channel 0 has priority over the remaining channels and the 8085 RST 7.5 interrupt input has priority over the RST 6.5 input.) Although the choice is arbitrary, this technique minimizes the chance that received data could be lost due to other processor or DMA commitments.

Also note that only one 8205 Decoder is used for both the peripherals' and the memorys' Chip Selects. This was done to eliminate separate memory and I/O decoders since it was known beforehand that neither address space would be completely filled.

The 4 MHz crystal and 8224 Clock Generator were used only to verify that the 8273 operates correctly at that maximum spec speed. In a normal system, the 3.072 MHz clock from the 8085 would be sufficient. (This fact was verified during initial checkout.)





Figure 41. SDK-85 Functional Block Diagram



24

The software consists of the normal monitor program supplied with the SDK-85 and a program to input commands to the 8273 and to display results. The SDK-85 monitor allows the user to read and write on-board RAM, start execution at any memory location, to single-step through a program, and to examine any of the 8085's internal registers. The monitor drives either the on-board keyboard/LED display or a serial TTY interface. This monitor was modified slightly in order to use the 8251A with a 2400 baud CRT as opposed to the 110 baud normally used. The 8273 program implements monitor-like user interface. 8273 commands are entered by a twocharacter code followed by any parameters required by that command. When 8273 interrupts occur, the source of the interrupt is displayed along with any results associated with it. To gain a flavor of how the user/program interface operates, a sample output is shown in Figure 43. The 8273 program prompt character is a "-" and user inputs are underlined.

The "SO 05" implements the Set Operating Mode command with a parameter of 05H. This sets the Buffer and Flag Stream modes. "SS 01" sets the 8273 in NRZI mode using the Set Serial I/O Mode command. The next command specifies General Receiver with a receiver buffer size of 0100H bytes ( $B_0 = 00$ ,  $B_1 = 01$ ). The "TF" command causes the 8273 to transmit a frame containing an address field of C2H and control field of 11H. The information field is 001122. The "TF" command has a special format. The L<sub>0</sub> and L<sub>1</sub> parameters are computed from the number of information field bytes entered.

After the TF command is entered, the 8273 transmits the frame (assuming that the modern protocol is observed). After the closing flag, the 8273 interrupts the 8085. The 8085 reads the interrupt results and places them in a buffer. The software examines this buffer for new results and if new results exist, the source of the interrupt is displayed along with the results.

In this example, the ODH result indicates a Frame Complete interrupt. There is only one result for a transmitter interrupt, the interrupt's trailing zero results were included to simplify programming.

The next event is a frame reception. The interrupt results are displayed in the order read from the 8273. The EOH indicates a General Receive interrupt with the last byte of the information field received on an 8-bit boundary. The 03 00 (R<sub>0</sub>, R<sub>1</sub>) results show that there are 3H bytes of information field received. The remaining two results indicate that the received frame had a C2H address field and a 34H control field. The 3 bytes of information field are displayed on the next line.

> 8273 MONITOR V1.2 SO 05 SS 01 GR 00 01 TF C2 11 00 11 22 TxINT --00 00 00 00 00 RXINT E0 03 00 C2 34 FF EE DD

Figure 43. Sample 8273 Monitor I/O

Figures 44 through 51 show the flowcharts used for the 8273 program development. The actual program listing is included as Appendix A. Figure 44 is the main status poll loop. After all devices are initialized and a prompt character displayed, a loop is entered at LOOPIT. This loop checks for a change of status in the result buffer or if a keyboard character has been received by the 8251 or if a poll frame has been received. If any of these conditions are met, the program branches to the appropriate routine. Otherwise, the loop is traversed again.

The result buffer is implemented as a 255-byte circular buffer with two pointers: CNADR and LDADR. CNADR is the console pointer. It points to the next result to be displayed LDADR is the load pointer. It points to the next empty position in the buffer into which the interrupt handler places the next result. The same buffer is used for both transmitter and receiver results. LOOPIT examines these pointers to detect when CNADR is not equal to LDADR indicating that the buffer contains results which have not been displayed. When this occurs, the program branches to the DISPLY routine.

DISPLY determines the source of the undisplayed results by testing the first result. This first result is necessarily the interrupt result code. If this result is OCH or greater, the result is from a transmitter interrupt. Otherwise it is from a receiver source. The source of the result code is then displayed on the console along with the next four results from the buffer. If the source was a transmitter interrupt, the routine merely repoints the pointer CNADR and returns to LOOPIT. For a receiver source, the receiver data buffer is displayed in addition to the receiver interrupt results before returning to LOOPIT.




Figure 44. Main Status Poll Loop




Figure 45. DISPLY Subroutine




Figure 46. GETCMD Subroutine




Figure 47. TF Subroutine




Figure 48. TxPOL Subroutine




Figure 49. COMM Subroutine with Command Buffer Format




Figure 50. Txl (Transmitter Interrupt) Routine

If the result buffer pointers indicate an empty buffer, the 8251A is polled for a keyboard character. If the 8251 has a character, GETCMD is called. There the character is read and checked if legal. Illegal characters simply cause a reprompt. Legal characters indicate the start of a command input. Most commands are organized as two characters signifying the command action; i.e., GR — General Receive. The software recognizes the two character command code and takes the appropriate action. For non-Transmit type commands, the hex equivalent of the command is placed in the C register and the number of parameters associated with that command is placed in the B register. The program then branches to the COMM routine.

The COMM routine builds the command buffer by reading the required number of parameters from the keyboard and placing them at the buffer pointed at by CMDBUF. The routine at COMM2 then issues this command buffer to the 8273.

If a Transmit type command is specified, the command buffer is set up similarly to the the COMM routine; however, since the information field data is entered from the keyboard, an intermediate routine, TF, is called. TF loads the transmit data buffer pointed at by TxBUF. It counts the number of data bytes entered and loads this number into the command buffer as  $L_0$ ,  $L_1$ . The command is then issued to the 8273 by jumping to CMDOUT.

One command does not directly result in a command being issued to the 8273. This command, Z, operates a software flip-flop which selects whether the software will respond automatically to received polling frames. If

the Poll-Response mode is selected, the prompt character is changed to a '+'. If a frame is received which contains a prearranged poll control field, the memory location POLIN is made nonzero by the receiver interrupt handler. LOOPIT examines this location and if it is nonzero, causes a branch to the TxPOL routine. The TxPOL routine clears POLIN, sets a pointer to a special command buffer at CMDBUF1, and issues the command by way of the COMM2 entry in the COMM routine. The special command buffer contains the appropriate response frame for the poll frame received. These actions only occur when the Z command has changed the prompt to a '+'. If the prompt is normal '-', polling frames are displayed as normal frames and no response is transmitted. The Poll-Response mode was used during the IBM tests.




Figure 51. RxI (Recevier Interrupt) Routine

The final two software routines are the transmitter and receiver interrupt handlers. The transmit interrupt handler, TxI, simply saves the registers on the stack and checks if loading the result buffer will fill it. If the result buffer will overfill, the program is exited and control is passed to the SDK-85 monitor. If not, the results are read from the TxI/R register and placed in the result buffer at LDADR. The DMA pointers are then reset, the registers restored, and interrupts enabled. Execution then returns to the pre-interrupt location.

The receiver interrupt handler, RxI, is only slightly more complex. As in TxI, the registers are saved and the possibility of overfilling the result buffer is examined. If the result buffer is not full, the results are read from RxI/R and placed in the buffer. At this point the prompt character is examined to see if the Poll-Response mode is selected. If so, the control field is compared with two possible polling control fields. If there is a match, the

special command buffer is loaded and the poll indicator, POLIN, is made nonzero. If no match occurred, no action is taken. Finally, the receiver DMA buffer pointers are reset, the processor status restored, and interrupts are enabled. The RET instruction returns execution to the pre-interrupt location.

This completes the discussion of the 827318085 system design.

## CONCLUSION

This application note has covered the 8273 in some detail. The simple and low cost loop configuration was explored. And an 827318085 system was presented as a sample design illustrating the DMA/interrupt-driven interface. It is hoped that the major features of the 8273, namely the frame-level command structure and the Digital Phase Locked Loop, have been shown to be a valuable asset in an SDLC system design.

# **APPENDIX A**

ASM80 :F1:RAYT73, SRC

```
ISIS-II 8080/8085 MACRO ASSEMBLER, X108
                                        MODULE PAGE
                                                       1
 LOC OBJ
                SEQ
                          SOURCE STATEMENT
                  1 $NOPAGING MOD85 NOCOND
 anna
                                               → 00 FOR RAYTHEON
                  2 TRUE
                                  99H
                           EQU
                  3 /
                                               UFF FOR SELF-TEST
                                               100 FOR NORMAL RESPONSE
 9999
                  4 TRUE1
                          EOU
                                  BOH
                  5 ;
                                               FF FOR LOOP RESPONSE
 0000
                  6 DEM
                           EQU
                                  00H
                                               > 00 FOR NO DEMO
                  7 ;
                                               FF FOR DEMO
                  8 ;
                  3:
                  10 GENERAL 8273 MONITOR WITH RAYTHEON POLL MODE ADDED
                  11 :
                  17 ;
                  18
                  19 ; COMMAND SUPPORTED ARE: RS = RESET SERIAL I/O MODE
                  20 :
                                         SS - SET SERIAL 1/0 MODE
                  21 ;
                                         RO - RESET OPERATING MODE
                  çç ;
                                         SO - SET OPERATING MODE
                  23 ,
                                         RD - RECEIVER DISABLE
                  24
                                         GR - GENERAL RECEIVE
                  25\%
                                         SR - SELECTIVE RECEIVE
                  26.5
                                         TF - TRANSMIT FRAK
                                         AF - ABORT FRAME
                  27 ;
                  28 ;
                                         SP - SET PORT B
                                         RP - RESET PORT E
                  Ç9 ş
                                         RB - BESET ONE BIT DELRY (PAR = 7F)
                  30 ;
                                         SB = SET ONE BIT DELAY (PAR = 80)
                  31 J
                  32 ;
                                         SL - SELECTIVE LOOP RECEIVE
                  33 ;
                                         TL - TRANSMIT LOOP
                  34 ;
                                         Z - CHANGE MODES FLIP/FLOP
                  41 : NOTE: SET/ COMMANDS IMPLEMENT LOGICAL FOR/ FUNCTIONS
                  42 /
                            "RESET" COMMANDS IMPLEMENT LOGICAL "AND "FUNCTIONS
                  43 /
                  45;
                  46 ; BUFFERED MODE MUST BE SELECTED WHEN SELECTIVE RECEIVE IS USED.
                  48 JOOMMAND FORMAT IS: (COMMAND (2 LTRS)/ (PAR. #1/ (PAR. #2/ ETC.
                  50 : THE TRANSMIT FRAME COMMAND FORMAT IS: TTFT TAT TOT TBUFFER CONTENTST.
                  5 1
                           NO LENGTH COUNT IS NEEDED. BUFFER CONTENTS IS ENDED WITH A CR.
                  55 ; POLLED MODE: WHEN POLLED MODE IS SELECTED (DENOTED BY A 7+7 PROMPT), IF
```

```
56 J
                                    A SNRM-P OR RR(0)-P IS RECEIVED. A RESPONSE FRAME OF NSA-F
                  #17 1
                                    OR RR(0)-F IS TRAHSMITTED. OTHER COMMANDS OPERATE NORMALLY.
                  62 :
                  64,
                  65 /8273 EQUATES
                  66 :
                                                    STATUS REGISTER
0090
                  67 STAT73 EQU
                                    90H
                                                    COMMAND REGISTER
0090
                  68 COMM73 EQU
                                    90H
0091
                  69 PARM73 EQU
                                    91H
                                                   ; PAEAKTER REGISTER
0091
                  79 RESL73
                             E0U
                                    91H
                                                    RESULT REGISTER
0092
                                    92H
                                                   TX INTERRUPT RESULT REGISTER
                  71 TXIR73 EQU
0093
                  72 RXIR73 EQU
                                                   RX INTERRUPT RESULT REGISTER
                                    93H
0092
                                                    FITEST MODE REGISTER
                  73 TEST73
                            EQU
                                     92H
9929
                                                    PARAMETER BUFFER FULL BIT
                  74 CPBF
                             EQU.
                                     20H
                                                    FIX INTERRUPT BIT IN STATUS REGISTER
0004
                                     94H
                  75 TXINT
                             EQU
0008
                  76 RXINT
                             EQU
                                     98H
                                                    RX INTERRUPT BIT IN STATUS REGISTER
0001
                                     01H
                                                    TX INT RESULT AVAILABLE BIT
                  77 TXIRA
                             EQU
                                                    ⇒RX INT RESULT AVAILABLE BIT
9992
                  78 RXIRA
                                     02H
                             E00
                  13 3
                  80 : 8253 EQUATES
                  81 ;
009B
                  82 MODE53 EQU
                                     9BH
                                                    ⇒8253 MODE WORD REGISTER
                                     90H
                                                    , COUNTER Ø REGISTER
0090
                  83 CNT053 EQU
                                     90H
                                                    COUNTER 1 REGISTER
0090
                  84 CNT153 EQU
                                                    : COUNTER 2 REGISTER
009E
                  85 CNT253 EQU
                                     9EH
                  86 COBR
                                                    ⇒CONSOLE BAUD RATE (2400)
                             EQU
                                     ивисн
йинг
                                                    :MODE FOR COUNTER 0
0036
                  87 MDCNT0 EQU
                                     36H
                                                    #MODE FOR COUNTER 2
00B6
                  88 MDCNT2 EQU
                                     986H
                                                    .രമയാ BAUD RATE LSB ADR
2017
                  89 LKBR1
                             EQU
                                     2017H
                  90 LKBR2
                             EOU
                                                    ⇒8273 BAUD RATE MSB ADR
2018
                                     2018H
                  91 ;
                                            BAUD RATE
                  92 :BAUD RATE TABLE:
                                                            LKBR1
                                                                    LKBR2
                  97 ;
                                             *****
                                                            未未未未来
                                                                    ****
                                                             2E
                                                                     90
                                               9600
                  94 ;
                  95 j
                                               4800
                                                             50
                                                                     90
                  96 ;
                                               2400
                                                             89
                                                                     ЙЙ
                                              1200
                                                                     01
                  97 ;
                                                             †4
                                                                     02
                                                             E5
                  98
                                               600
                  99
                                               300
                                                             69
                                                                     05
                 100 ⊹
                 101 +
                  102 :8257 EQUATES
                  103 -
00A8
                  104 MODES7 E0U
                                     HSHQ
                                                    :8257 MODE PORT
                                                    ⇒CH0 (RX) ADR REGISTER
0000
                  105 CHOADR EQU
                                     OHOH
                             EQU
99A1
                  106 CHOTC
                                     ØR1H
                                                    CHO TERMINAL COUNT REGISTER
                  107 CH1ADR EQU
                                     0A2H
                                                    ⇒CH1 (TX) ADR REGISTER
0082
                                                    GCH1 TERMINAL COUNT REGISTER
                  192 CH1TC
                             EQU
                                     ØH3H
00A3
                  109 STAT57
                             EOU
                                     HSA9
                                                     JISTATUS REGISTER
 8966
                  110 RXBUF
                                                     ;RX BUFFER START ADDRESS
                             EQU
                                     8200H
 8200
                                                    ⇒TX BUFFER START ADDRESS
                  111 TXBUF
                             EQU
                                     8000H
 8000
                                                     DISABLE RX DMA CHANNEL, TX STILL ON
                                     62H
                  112 DROMA
                             EQU
 0062
                                                     FIRMINAL COUNT AND MODE FOR RX CHANNEL
                  113 RXTC
                             EQU
                                     41FFH
 41FF
                                                     JENABLE BOTH TX AND RX CHANNELS-EXT. WR. TX STOP
                  114 ENDMA
                             EQU
                                     63H
 00E3
                                                    GDISABLE TX DMA CHANNEL/ EX STILL ON
 0061
                  115 DTDMA
                             EQU
                                     61H
                                                    FITERMINAL COUNT AND MODE FOR TX CHANNEL
                  116 T I
                                     81FFH
 81FF
                             EQU
                  117 /
```

```
118 ; 8251A EQUATES
                 119 :
0089
                                                   #CONTROL MORD REGISTER
                 126 CNTL51 EQU
                                    89H
0089
                 121 STAT51 EQU
                                    89H
                                                   STATUS REGISTER
                                                   TX GATH REGISTER
8888
                 122 TXD51
                            EQU
                                    888
                                                   RX DATA REGISTER
0088
                 123 RXD51
                            EQU
                                    88H
                            EQU
                 124 MDE51
                                    OCEH
                                                   # MODE 16X/2 STOP, NO PARITY
DOCE
                                                   COMMAND, ENABLE TX&RX
0027
                 125 CMD51
                            EQU
                                    27H
0002
                 126 RDY
                            EQU
                                    02H
                                                   FREEDY 61T
                 127 /
                 128 MONITOR SUBROUTINE EQUATES
                 129
061F
                 138 GETCH
                                                   FIGHT OHR FROM KEYBOARD, ASCIL IN TH
                            EQU
                                    061FH
05F8
                 131 ECHO
                            EDU
                                    05F8H
                                                   , ECHO CHR TO DISPLAY
075E
                 132 VALDG
                                    075EH
                                                   ; CHECK IF VALID DIGIT, CAREY SET IF VHLID
                            EQU
                                                   CONVERTS ASCII TO HEX
                                    05BBH
05BB
                 133 CNVBN
                            EQU
                                                   , DISPLAY OR, HENCE LF TOO
05EB
                 134 CRLF
                            EQU
                                    05EBH
                                                   CONVERT BYTE TO 2 ASCIL CHR AND DISPLAY
                 135 NMOUT
                            EQU
9607
                                    9607H
                 lib;
                 137 / MISC EQUATES
                 138 ;
2000
                                    20C0H
                                                   FSTACK START
                 139 STKSRT EQU
0003
                                                   ;CNTL-C EQUIVALENT
                 140 ONTLO
                            FAIL
                                    ØRH.
0008
                 141 MONTOR EQU
                                    0008H
                                                   : MONITOR
                                                   START OF COMMAND BUFFER
2000
                 142 CMDBUF
                            FOL
                                    2000Н
                                                   POLL MODE SPECIAL TX COMMAND BUFFER
2020
                 143 CMD8F1
                            EQU
                                    2020H
0000
                 144 CR
                            EQU
                                    QDH.
                                                   ∍ASCII CR
DOMA
                 145 LF
                            FOL
                                    0AH
                                                   : ASCII LF
                                                   RST7.5 JUMP ADDRESS
                 146 RST75
2004
                            FOH
                                    2004H
200E
                 147 RST65
                            EQU
                                    200EH
                                                   ;RST6.5 JUMP ADDRESS
                                                   RESULT BUFFER LOAD POINTER STORAGE
2010
                 148 LDADR
                            FOLL
                                    2010H
                                                   RESULT BUFFER CONSOLE POINTER STORAGE
2013
                 149 CNADR
                            EQU
                                    2013H
                                                   FRESULT BUFFER START - 255 BYTES
2800
                 158 RESBUF
                            E00
                                    2800H
0093
                 151 SNRMP
                            EQU.
                                                   JSNRM-P CONTROL CODE
                                    93H
                 152 RR0P
                                                   >RR(0)-P CONTROL CODE
9011
                            EØU
                                    11H
                                                   INSA-F CONTROL CODE
9973
                 153 NSAF
                            EQU
                                    73H
9911
                 154 RR0F
                            EQU
                                                   ;RR(0)-F CONTROL CODE
                                    11H
                                                   PRMPT STORAGE
2015
                 155 PRMPT
                            EQU
                                    2015H
2016
                 15€ POLIN
                            FOLL
                                    20164
                                                   , POLL MODE SELECTION INDICATOE
                                                   ; DEMO MODE INDICATOR
2027
                 157 DEMODE EQU
                                    2027H
                 161 :
                 167 :
                 164 FRAM STORAGE GEFINITIONS:
                 165 :
                            £00.
                                            DEF
                 166 /
                                            COMMAND BUFFER
                            2000-200F
                 167 :
                 168 .
                                            RESULT BUFFER LOAD POINTER
                            2010-2011
                 169,
                                            RESULT BUFFER CONSOLE POINTER
                            2013-2014
                 170 :
                            2015
                                            PROMPT CHARACTER STORAGE
                                            POUL MODE INDICATOR
                 171 ;
                            2016
                 172 -
                                            BAUD RATE LSB FOR SELF-TEST
                            2017
                 173 .
                                            BAUD RATE MSB FOR SELF-TEST
                            2018
                                            SPARE
                            2019
                 177 :
                                            RESPONSE COMMAND BUFFER FOR PULL MODE
                 179 »
                            2020-2026
                                            RESULT BUFFER
                            2800-28FF
                 180 :
                 181:
```

```
183,
                  184 FROGRAM START
                  185.
                  186 ; INITIALIZE 8253, 8257, 8251A, AND RESET 8273.
                  187 FALSO SET NORMAL MODE, AND PRINT SIGNON MESSAGE
                  188
0800
                  189
                              ORG
                                       SOOH
                  190
0800 310020
                  131 START. LXI
                                                       INITIALIZE JP
                                       SP, STKSRT
0803 3E36
                  192
                              MVI
                                       A. MDCNTO
                                                       :8253 MODE SET
0805 D398
                              OUT
                                       MODE53
                                                       :8253 MODE PORT
0807 3A1720
                  194
                              LDA
                                       LKBR1
                                                       GET 8273 BAUD RATE LSB
080A 0390
                              OUT
                                                       JUSING COUNTER @ AS BAUD RATE M N
                  195
                                       CNT053
                                                       GET 8294 BUAD RATE MSB
0800 3A1820
                              LDA
                  196
                                       LKBR2
080F D39C
                  197
                              OUT
                                       CNT053
0811 CD1A0B
                  198
                              CALL
                                       exdma
                                                       ;INITIALIZE 8257 RX DMA CHANNEL
0814 CD3508
                              CALL
                                                       ∍INITIALIZE 8257 TX DMA CHANNEL
                                       TXDMA
                  199
0817 3E01
                                                       COUTPUT 1 FOLLOWED BY A 0
                              MVI
                                       A. 01H
                  ----
0819 D392
                              OUT
                                                       FTO TEST MODE REGISTER
                                       TEST73
                              MVI
0818 3E00
                  202
                                       A, 99H
                                                       FTO RESET THE 8273
0810 0392
                              OUT
                                       TEST73
                  유유구
                                                       , NORMAL MODE PROMPT CHR
081F 3E2D
                              MVI
                  204
                                       A. /-/
0821 321520
                  205
                              STY
                                       PRMPT
                                                       PUT IN STORAGE
                              MVI
                                       A BQH
0824 3E00
                  206
                                                       ,TX POLL RESPONSE INDICATOR
                              STA
0826 321620
                  207
                                       POLIN
                                                       🚁 MEANS NO SPECIAL TX
0829 322720
                  208
                              STA
                                       DEMODE
                                                       ⇒CLEAR DEMO MODE
0820 21A300
                              LXI
                                       H. SIGNON
                                                               ⇒SIGNON MESSAGE ADR
                  212
                              CALL
                                       TYMSG
                                                       DISPLAY SIGNON
082F CD920C
                  213
                  214 /
                  215 : MONITOR USES JUMPS IN RAM TO DIRECT INTERRUPTS
                  216.7
0832 210420
                  217
                              LXI
                                       HJRST75
                                                       :RST7.5 JUMP LOCATION USED BY MONITOR
0835 010000
                                       B, RXI
                  218
                              LX
                                                       FADDRESS OF EX INT ROUTINE
0838 3603
                  219
                                                       ;LOAD /JMP/ OPCODE
                              MVI
                                       M, 903H
                  77
083A 23
                              IHX
                                       Н
                                                       FINC POINTER
0838 71
                  221
                                                       ⇒LOAD RXI LSB
                              MOV
                                       M, C
0830 23
                  222
                              IMX
                                       Н
                                                       : IHC POINTER
                              MOV
                                       M.B
083D 70
                  223
                                                       ⇒LOAD RXIMSB
083E 210E20
                  224
                                                       FRST6.5 JUMP LOURTION USEG BY MONITOR
                              LXI
                                       HJRST65
                                       B. TXI
0841 01CE0C
                  225
                              LXI
                                                       JADDRESS OF TX INT ROUTINE
0844 3603
                  MVI
                                       MJ 003H
                                                       LOAD JMP OPCODE
0846 23
                  227
                              INX
                                       Н
                                                       FINC POINTER
                              MOV
                                       м, С
                                                       ⇒LOAD TXI LSB
0847 71
                  228
0848 23
                  229
                              INX
                                       Н
                                                       FINC POINTER
                                                       LOAD TXI MSB
0849 70
                              MOV
                                       M, B
                  230
                  an.
                                       A, 18H
                                                       GET SET TO RESET INTERRUPTS
084A 3E18
                              MVI
0840 30
                  232
                              SIM
                                                       RESET INTERRUPTS
                              ΕI
9840 FB
                  233
                                                       SENABLE INTERRUPTS
                  234 (
                  235 , INITIALIZE BUFFER POINTER
                  236 -
                  237 i
084E 210028
                  238
                               LXI
                                       H, RESBUF
                                                       SET RESULT BUFFER POINTERS
                                       CNADR
                                                       RESULT CONSOLE POINTER
                               SHLD
0851 221320
                  220
                                       LDADR
                                                       RESULT LOAD POINTER
0854 221020
                               SHLD
                  240
                  241 j
                  242 JMAIN PROGRAM LOOP - CHECKS FOR CHANGE IN RESULT POINTERS, USART STATUS,
                               OR POLL STATUS
```

243 ;

```
244 ;
0857 CDEB05
                  4 5 CMDREC: CALL
                                       CRLF
                                                        DISPLAY OR
985A 3A1520
                  246
                               LDA
                                       PRMPT
                                                        JGET CURRENT PROMPT CHR
                               VON
                                       C. A
985D 4F
                  247
                                                        , MOVE TO C
085E CDF805
                               CALL
                  248
                                       ECHO.
                                                        DISPLAY IT
0861 2A1320
                   249 LOOPIT: LHLD
                                       CNADR
                                                        GET CONSOLE POINTER
                               MOV
9864 7D
                   250
                                       A, L
                                                        SAVE POINTER LSB
0865 2A1020
                  251
                               LHLD
                                       LORDR
                                                        GET LOAD POINTER
                   252
                               CMP
                                       L
                                                        #SAME LSB?
0868 BD
                               JNZ
                                       DISPY
0869 02390A
                                                        NO, RESULTS NEED DISPLAYING
                   ፉዓት
0860 DB89
                   259
                               IN
                                       STAT51
                                                        ; YES, CHECK KEYBOARD
                  . .
                                                        JOHR RECEIVED?
086E E602
                               ĤΝΙ
                                       RDY
0870 C27D08
                   261
                               JNZ
                                       GETOND
                                                        ;MUST BE CHR SO GO GET LT
0873 381620
                   262
                               LDA
                                       POLIN
                                                        GET POLL MODE STATUS
0876 A7
                   263
                               ANA
                                                        315 IT 0?
0877 024009
                               JNZ
                                        TXPOL
                                                        NO. THEN POLL OCCURRED
                   264
087A 036108
                               IMP
                                                        YES TRY AGAIN
                   265
                                       LOOPIT
                   266 \pm
                   267 :
                   268 JOHNAND RECOGNIZER ROUTINE
                   269 i
                   270 :
0870 CD1F06
                   271 E TOMB: CALL
                                                        GET CHR
                                        GETCH.
0880 CDF805
                   272
                               CALL
                                        ECH0
                                                        ⇒ECH0 IT
0883 79
                               MOV
                                        A_{\nu}C
                                                        SETUP FOR COMPARE
                   412
0884 FE52
                   274
                               CPI
                                                        : R?
                                        ′R′
0886 CAAF08
                   275
                               JΖ
                                        RDWN
                                                        JGET MORE
0889 FE53
                   276
                               CPI
                                        757
                                                        35?
088B CAD708
                   277
                                        50WN
                                                        GET MORE
                               JΖ
098E FE47
                   278
                               CPI
                                        G
                                                        :62
0890 CAFF08
                   279
                               17
                                        GDWN
                                                        GET MORE
                               ČPI
                   280
                                        111
0393 FE54
                                                        ; T?
                               JZ
0895 CA0E09
                   281
                                        TOWN
                                                        GET BORE
0898 FE41
                   282
                                        H'
                                                        , A?
                               ı
089A CA2209
                   283
                                        ADWN
                                                        .;GET HOPE
                               JΖ
0890 FE5A
                   284
                               1 - I
                                        77
                                                        ,29
089F CA3109
                   285
                               12
                                        CMODE
                                                         YES, GO CHANGE MODE
0882 FE03
                   290
                               CPI
                                        CNTLC
                                                        #CNTL-0?
                                        MONTOR
8884 CA8888
                   291
                                                        JEXIT TO MONITOR
93A7 9E3F
                   292 LLEG:
                                        0/124
                               MVI
                                                        JPRINT ?
                   _,==
                                                        :DISPLAY IT
08A9 CDF805
                               CALL
                                        ECH0
                   294
088C 035708
                               JMP
                                        CMDREC
                                                        SLOOP FOR COMMAND
                   295
08AF CD1F06
                   296 RDWN:
                               CALL
                                       GETCH
                                                        GET NEXT CHR
                   297
0882 CDF805
                               CALL
                                       ECH0
                                                        ;ECHO IT
0885 79
                   298
                                                        SETUP FOR COMPARE
                               MOV
                                        \mathbf{A}, \mathbf{C}
                   299
                               CPI
                                        484
9886 FE4F
                                                        50?
0888 CA5009
                   200
                               JΖ
                                       ROCMD
                                                        ⇒RO COMMAND
                               CPI
088B FE53
                                        75°
                                                        . S?
08BD 086709
                                       RSCMD
                   302
                               17
                                                        RS COMMAND
9809 FE44
                   305
                               CPI
                                        707
                                                        ∍D?
0802 CA7109
                                        ROCMD
                   044
                               JΖ
                                                        RD COMMAND
0805 FE50
                   305
                                        /P/
                               CPI
                                                        ,P?
0807 CAD809
                                        RECMD
                   JZ
                                                        FRP COMMAND
080A FE52
                               1
                                        4₹4
                                                        3R2
9800 CA9998
                   308
                               JΖ
                                       START
                                                        FSTART OVER
090F FE42
                                        484
                               OP I
                                                        . 87
                   ___
0801 CA7809
                               JΖ
                                       RBCMD
                   310
                                                        FRB COMMAND
```

<b>0</b> 804 C3A708	311	JMP	ILLEG	;ILLEGAL, TRY AGAIN			
<b>0</b> 907 CD1F06 08DA CDF805	312 313 SDWN: 314	CALL	GETCH ECHO	;GET NEXT CHR ;ECH0 IT			
98DD 78	315	MOV	A.B	SETUP FOR COMPARE			
080E FE4F	3 <b>1</b> 6	CPI	707	:0?			
08E0 CAA609	317	JZ	SOCMD	;50 COMMAND			
<b>08E</b> 3 FE53	318	CPI	/S/	<b>;5</b> ?			
08E5 CAB009	319	JZ	SSCMD	:SS COMMAND			
08E8 FE52	320	CPI	′ <b>R</b> ′	,R?			
08EA CABA09	321	JZ	SRCMD	,SR COMMAND			
08ED FE50 08EF CAE209	322 303	CPI	/р/ споме	:P?			
08F2 FE42	323 324	JZ CPI	SPCMD 7B7	; SP COMMAND . B?			
08F4 CA8509	325	JZ	SBOMD	SB COMMAND			
08F7 FE4C	326	CPI	<u>/L</u> /	:L?			
<b>08F</b> 9 CA8F <b>0</b> 9	327	JZ		;ŠĹ COMM <del>AN</del> D			
08FC C3A708	328 329	JMP	ILLEG	FILLEGAL) TRY AGAIN			
08FF CD1F06	330 GDWN:	CALL	GETCH	GET NEXT CHR			
0902 CDF805	331	CALL NOV	ECHO R∕B	; ECHO IT			
0905-78 0906-FE52	332 333	CPI	10 b 181	; SETUP FOR COMPARE ; R?			
0908 CAC409	334	JZ	GROMD	GR COMMAND			
090B C3A708	335	JMP	ILLEG	JILLEGAL, TRY AGAIN			
090E CD1F06	77. 227 <b>T</b> NUU.			,			
090E CD1F06 0911 CDF805	337 TDWN: 338	CALL CALL	GETCH ECHO	; GET NEXT CHR ; ECHO I T			
0914 78	33 <b>9</b>	MOV	A.B	SETUP FOR COMPARE			
0915 FE46	349	CPI	/F/	F?			
0917 CAEC09	341	JZ	TECMD	TF COMMAND			
091A FE4C	342	CPI	T/	:L?			
<b>0</b> 910 CA9909	343	JZ	TLCMD	:TL COMMAND			
091F C3A708	344 345	JMP	ILLEG	;ILLEGAL! TRY AGAIN			
0922 CD1F06 0925 CDF805	346 <b>A</b> DWN 347	CALL CALL	GETCH ECHO /	;GET_NEXT_C <b>HR</b> ;ECHO_IT			
<b>09</b> 28 78	348	MOV	A.B	SETUP FOR COMPARE			
<b>0</b> 929 FE46	349	CPI JZ	7 <b>F</b> 7	\$ <b>F</b> ?			
0928 CACE09	3517		AFCMD	; AF COMMAND			
092E C3A708	351 350	JMP	ILLEG	;ILLEGAL, TRY AGAIN			
	352 ; 353 ;RESET POLL MODE RESPONSE - CHANGE PROMPT CHR AS INDICATOR : 354 ;						
0931 F3	355 CMODE	DI		DISABLE INTERRUPTS			
0932 3A1520	356	LDA	PRMPT	GET CURRENT PROMPT			
0935 FE2D	357	CPI	/_/	; NORMAL MODE?			
0937 C24309	<b>35</b> 8	JNZ	SW	: NO. CHANGE IT			
093A 3E2B 093C 321520	359 360	MVI STA	A, /+/ FRNPT	:MEW PROMPT :STORE NEW PROMPT			
093F FB	365	EI	A IXIMI A	ENABLE INTERRUPTS			
0940 C35708	366	JMP	CMDREC	RETURN TO LOOP			
<b>0</b> 943 3E2D	367 SW:	MVI	A, 4-4	NEW PROMPT CHR			
0945 321520	368	STA	PRMPT	; STORE   T			
0948 FB	369	Εl	OMB 6553	ENABLE INTERRUPTS			
0949 C35708	370 371 )	JMP	CMDREC	; RETURN TO LOOP			
	372 ;						

```
373 TRANSMIT ANSHER TO POLL SETUP
                  374;
094C 3E00
                  382 TXPOL MVI
                                      A. 00H
                                                      CLEAR POLL INDICATOR
094E 321620
                  384
                                                      INDICATOR ADR
                              STR
                                      POLIN
0951 216108
                              LXI
                                      H. LOOPIT
                                                      *SETUP STACK FOR COMMAND OUTPUT
                                                      JPUT RETURN TO CHOREC ON STACK
0954 E5
                              PUSH
                  386
                                      Н
                                                      GET # OF PARAMETERS READY
0955 0604
                  387
                              MVI
                                      B. 84H
                              LXI
                                      H, CMDBF1
                                                      ; POINT TO SPECIAL BUFFER
0957 212020
                  388
                              IMP
                                      COMM2
                                                      JUNP TO COMMAND OUTPUTER
095A C3FF0A
                  389
                  390 :
                  391 /
                  392 :
                  393 ; COMMAND IMPLEMENTING ROUTINES
                  394 🥫
                  395;
                  3% :RO - RESET OPERATING NODE
                  337 ;
095D 0601
                  398 ROCMD: MVI
                                      8,01H
                                                      # OF PARAMETERS
095F 0E51
                  339
                              NVI
                                      C. 51H
                                                      ⇒ COMMAND.
0961 CDE50A
                  400
                              CALL
                                      COMM
                                                      GET PARAMETERS AND ISSUE COMMAND
0964 035708
                  481
                              JMP
                                      CMDREC
                                                      GET NEXT COMMAND
                  492 :
                  403 ; RS - RESET SERIAL 1/11 MODE COMMAND
0967 0601
                  405 RSCMD: MYIL
                                                       # OF PARAMETERS
                                      8,01H
0969 0E60
                  406
                              MVI
                                      C. 69H
                                                      ⇒ COMMAND
096B CDE50A
                              CALL
                  407
                                      COMM
                                                       GET PARAMETERS AND ISSUE COMMAND
096E 035708
                  408
                              JMP
                                       CMDREC
                                                      GET NEXT COMMAND
                  409
                  418 : RD - RECEIVER DISABLE COMMAND
                  411 /
0971 0600
                  412 RDCMD: MVI
                                      B, 00H
                                                      # OF PARAMETERS
0973 0EC5
                  413
                              MVI
                                      C. 905H
                                                      COMMAND
0975 CDE50R
                  414
                              CALL
                                       COMM

    ↓ ISSUE COMMAND

0978 035708
                  415
                              JMP
                                       CMDREC
                                                      GET NEXT COMMAND
                  416 ;
                  417 : RB - RESET ONE BIT DELAY COMMAND
                  418
0978 0601
                  419 RBCMD: MYI
                                      B. 01H
                                                      # OF PARAMETERS
097D 0E64
                  420
                              MYI
                                       C.i4H
                                                      ⇒ Command
097F CDE50A
                              CALL
                                       COMM
                                                      GET PARAMETER AND ISSUE COMMAND
                  421
0982 035708
                  422
                              JMP
                                       CMOREC
                                                      GET NEXT COMMAND
                  423 I
                  424 : 5B - SET ONE BIT DELAY COMMAND
                  425 ;
0985 0601
                  426 SBCMD: MYI
                                      B. 01H
                                                      # OF PARAMETERS
0987 0EA4
                  427
                              MVI
                                       C. 084H
                                                       COMMAND
0989 CDE50A
                              CALL
                                       COMM
                                                       GET PARAMETER AND ISSUE COMMAND
                  428
0980 035708
                  429
                              JMP
                                       CMDREC
                                                      ⇒GET NEXT COMMAND
                  430 ;
                  431; SL - SELECTIVE LOOP RECEIVE COMMAND
                  432,
098F 0604
                                                      # OF PARAMETERES
                  431 SLCMG: MVI
                                      B. 04H
0991 0EC2
                  434
                              MVI
                                       C. 002H
                                                       ; COMMAND
                              CALL
                                                       FIGET PARAMETERS AND ISSUE COMMAND
0993 CDE50A
                  435
                                       COMM
                              JMP
                                       CMDREC
                                                      GET NEXT COMMAND
                  436
0996 035708
                  437 ;
                  438 ; TL - TRANSMIT LOOP COMMAND
```

```
439,
0999 210020
                  448 TLCMD
                              LXI
                                       HJ CMDBUF
                                                       SET COMMAND BUFFER POINTER
0990 0602
                  441
                              IVM
                                       B, 92H
                                                       ; LOAD PARAMETER CWHTER
099E 36CA
                  442
                              MVI
                                       MJ OCAH
                                                       ; LOAD COMMAND INTO BUFFER
09A0 210220
                  443
                                                       POINT AT ADR AND CNTL POSITIONS
                                       H, CNDBUF+2
                              LXI
09A3 C3F609
                  444
                                                       FINISH OFF COMMAND IN TEROUTINE
                               JMP
                                       TFCMD1
                  445 .
                  446 : 50 - SET OPERATING MODE COMMAND
                  447 ;
09A6 0601
                  44E 500MD:
                              ΜVΙ
                                       B, 01H
                                                       # OF PARAMETERS
09A8 0E91
                  449
                              MΥ
                                       C. 91H
                                                       ; COMMAND
09AA CDE50A
                  450
                                       COMM
                              CALL
                                                       GET PARAMETER AND ISSUE COMMAND
09AD 035708
                  451
                               JMP
                                       CNDREC
                                                       GET NEXT COMMAND
                  452 ;
                  453 ; SS - SET SERIAL I/O COMMAND
                  454
0980 0601
                  455 55CMD: MYI
                                       B, 01H
                                                       # OF PARAMETERS
                                                       COMMAND
0982 0EA0
                  456
                               MVI
                                       C. OROH
0984 CDE50A
                  457
                               CALL
                                       COMM
                                                       GET PARAMETER AND ISSUE COMMAND
09B7 C35708
                  458
                               JMP
                                       CMDREC
                                                       GET NEXT COMMAND
                  459 :
                  460 ; SR = SELECTIVE RECEIVE COMMAND
                  461
                                                       # OF PARAMETERS
098A 0604
                  462 SRCMD: MVI
                                       B, 04H
                               MVI
                                       C. 901H
                                                       ; COMMAND
0980 0EC1
                  463
09BE CDE50A
                  464
                               CALL
                                       COMM
                                                       GET PARAMETERS AND ISSUE COMMAND
                               JMP
                                       CMDREC
                                                       GET NEXT COMMAND
0901 035708
                  465
                  466 :
                  467 : GR - GENERAL RECEIVE COMMAND
                  468 i
0904 0602
                  469 GRCMD: MVI
                                       B. 02H
                                                       : No parameters
0906 0FC0
                  478
                                       C. OCOH
                               ΜVI
                                                       : COMMAND
0908 CDE50A
                   471
                               CALL
                                       COMM
                                                       : ISSUE COMMAND
090B 035708
                   472
                               JMP
                                       CMDREC
                                                       FIGET NEXT COMMAND
                   473;
                   474 I AF - ABORT FRAME COMMAND
                   475 ;
09CE 0600
                   476 AFCMD: MYI
                                       B, 00H
                                                       NO PARAMETERS
0900 0ECC
                   477
                               ΜVΙ
                                       C. ØCCH
                                                       J COMMAND
                                                       FISSUE COMMAND
                               CALL
                                       COMM
                   478
0902 CDE50A
0905 035708
                   479
                               JMP
                                       CMDREC
                                                       GET NEXT COMMAND
                   480 ;
                   481 IRP - RESET PORT COMMAND
                   482 ,
0908 0601
                   483 RPCMD: MVI
                                       8,01H
                                                       ;# OF PARAMETERS
09DA 0E63
                   484
                                                        , COMMAND
                               MVI
                                       Cx 63H
                                       COMM
                                                       ;GET PARAMETER AND ISSUE COMMAND
09DC CDE50A
                   485
                               CALL
                               IMP
                                       CMDREC
                                                       : GET NEXT COMMAND
09DF C35708
                   48€
                   487 ;
                   488 ; SP = SET PORT COMMAND
                   489 ;
09E2 0601
                   498 SPCMD: MVI
                                       B, 01H
                                                        ;# OF PARAMETERS
                   491
                                       с, 0АЗН
09E4 0EA3
                                                        : COMMAND
                               ₩VI
                                                        GET PARAMETER AND ISSUE COMMAND
                                       COMM
09E6 CDE50A
                   492
                               CALL
                               JMP
                                       CMDREC
                                                        GET N E COMMAND
09E9 035708
                   493
                   494;
                   495 ; TF - TRANSMIT FRAME COMMAND
                   496
```

_							
	ager.	210020	407	TECMD:	LYI	H, CMOBUF	SET COMMAND BUFFER POINTER
		0602	498	irchb.	MVI	B, 02H	LOAD PARAMETER COUNTER
		3608	499		MVI	M. 008H	LOAD COMMAND INTO BUFFER
		210220	500		LXI	H. CMDBUF+2	POINT AT ADR AND CNTL POSITIONS
	09F6	-		TFCMD1:		A,B	FEST PARAMETER COUNT
	09F7		502	., .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ANA	A	; IS IT 0?
		CA070A	503		JZ	TBUFL	YES, LOW TX DATA BWFER
		CDADOA	504			PARIN	GET PHRANETER
		DAA708	505		JC	ILLEG	; ILLEGAL CHR RETURNEG
	9A91		506		INX	Н	; INC COMMAND BUFFER POINTER
	0A02		F 7		COR	В	DEC PARAMETER COUNTER
	0 <del>0</del> 03		508		MOV	M.A	LOAD PARAMETER INTO COMMAND BUFFER
		C3F609	509		JMP	TFCMD1	GET NEXT PARAMETER
			510				
	0 <del>00</del> 7	210080		TBUFL:	EXI	HJ TXBUF	LOAD TX DATA BUFFER POINTER
		910999	512		LXI	B, 0000H	CLEAR EC - BYTE COUNTER
	0880	65	513	TBUFL1:	PUSH	В	; SAVE BYTE COUNTER
	9A9E	CDAD <b>OA</b>	514	100101	CALL	PARIN	GET DATA, ALIAS PARAMETER
	0A11	DA180A	515		JC	ENDCHK	MAYBE END IF ILLEGAL
	0 <del>0</del> 14	77	516		MOV	M. A	LOAD DATA BYTE INTO BUFFER
	0A15		517		IHX	Н	INC BUFFER POINTER
	0A16		518		POP	В	; RESTORE BYTE COUNTER
	0A17		519		INX	Ē	; INC BYTE COUNTER
		C3000A	528		JMP	TBUFL1	GET NEXT DATA
		FEØD		ENDCHK:		CR	RETURNED ILLEGAL CHR CR?
		CA240A	522		JZ	TBUFFL	; YES, THEN TX BUFFER FULL
	0A20		523		POP	В	RESTORE B TO SAVE STACK
		C3A7 <b>08</b>	524		JMP	ILLEG	; ILLEGRL CHR
	0A24	01	525	TEUFFL:	POP	В	RESTORE BYTE COUNTER
	0A25	210120	52b		LXI	H/CMDBUF+1	; POINT INTO COMMAND BUFFER
	0A28	71	527		MOY	M, C	STORE BYTE COUNT LSB
	0A29	23	528		INX	H	IMC POINTER
	0A2A	70	923		MOV	M, B	; STORE BYTE COUNT MSB
	9828	9694	530		MVI	B, 84H	; LOAD PARAMETER COUNT INTO B
	0A2D	21360A	531		LXI	H. TFRET	GET RETURN ADR FOR THIS ROUTINE
	0A30	05	532		PUSH	В	: PUSH ONCE
	0A31	E3	533		XTHL		; PUT_RETURN_ON_STACK
	0A32	05	534		PUSH	В	PUSH IT SO CMOOUT CAN USE IT
	0A33	C3 <b>FB0A</b>	535		JMP	CMDOUT	FISSUE COMMAND
	0836	035708	536	TFEET:	JMP	MDREC	; GET NEXT COMMAND
			537	į.			
			538	j			
			539	ROUTIN	TO DISF	LAY RESULT IN RE	ESULT BUFFER WHEN LOAD AND CONSOLE
			540	; POINTER	RS ARE DI	FFERENT.	
			541	•			
			542	j.			
	0A39	1605	543	DISPY:	MVI	D. <b>05H</b>	;D IS RESULT COUNTER
	0A3B	2A1320	534		LHLD	CNADR	GET CONSOLE POINTER
	0A3E	E5	545		PUSH	Н	; SAVE IT
	0A3F	7 <b>E</b>	546		MOV	A.M	GET RESULT IC
	9A49	E61F	547		ANI	IFH	FLIMIT TO RESULT CODE
	0A42	FE0C	548		CPI	ØCH	FTEST IF RX OR TX SOURCE
	0A44	DA620A	549		10	RXSORC	CARRY, THEN RX SOURCE
	0 <del>0</del> 47	210300	550	TXSORC:		HJ TXIMSG	; TX INT MESSAGE
	0A4A	CD92 <b>0</b> C	551				DISPLAY ■
	en4D	E1	552	DISPY2:			RESTORE CONSOLE POINTER
	094E	7E		DISPY1:			GET RESULT
	ØA4F	CDC706	554		CALL		;CONVERT AND DISPLAY

```
0A52 0E20
                                      100
                  555
                                                       ; SP CHR
                              MVI
0854 CDF805
                  556
                              CALL
                                       ECHO
                                                       ; DISPLAY IT
0857 20
                  557
                              INR
                                                       : INC BUFFER POINTER
                                      L
0058 15
                  558
                              DER
                                       n
                                                       DEC RESULT COUNTER
0859 C24E0A
                  559
                              JNZ
                                       DISPY1
                                                       NOT GONE
0A5C 221320
                  560
                              SHLD
                                       CNAOR
                                                       JUPPATE CONSOLE POINTER
085F 035708
                  561
                              JMP
                                       CMDREC
                                                       RETURN TO LOW
                  562 :
                  563 i
                  564 RECEIVER SOURCE - DISPLAY RESULTS FIND RECEVIE RIFFER CONTENTS
                  565 .
                  566
0862 21880C
                  567 RXSORC: LXI
                                                       FRX INT MESSAGE ADR
                                       HJRXIMSG.
0865 CD920C
                  568
                              CALL
                                       TYMSG
                                                       :DISPLAY MESSAGE
0A68 E1
                  569
                              POP
                                                       RESTORE CONSOLE POINTER
0A69 7E
                  576 FXS1
                              MOV
                                       R.M
                                                       RETRIEVE RESULT FROM BUFFER
0868 CDC706
                  571
                              CALL
                                       NMOUT
                                                       CONVERT AND GISPLAY IT
                                       6.47
0A6D 0E20
                  572
                                                       FASCII SP
                              MVI
                                       ECHO:
                                                       DISPLAY IT
                  573
886F CDF885
                              CALL
0872 2C
                  574
                              INR
                                       L
                                                       ; INC CONSOLE POINTER
0973 15
                  575
                              DOR
                                       D
                                                       DEC RESULT COUNTER
                              MOV
                                                       GET SET TO TEST COUNTER
8874 78
                  576
                                       A.D
                              CPI
0875 FE04
                  577
                                       94H
                                                       FIS THE RESULT RO?
                                       ROPT
0A77 CAA20A
                  578
                                                       YES GO SAVE IT
                              Ţζ
0878 FE03
                  579
                              CPI
                                       03H
                                                       JIS THE RESULT R12
0A7C CAA70A
                  580
                              JΖ
                                       R1PT
                                                       FYES, GO SAVE IT
087F 87
                  581 PX52
                              RNA
                                       Α
                                                       ; TEST RESULT COUNTER
0080 C2690A
                  582
                              JNZ
                                       RX51
                                                       ; NOT DONE YET, GET NEXT RESULT
0883 221320
                                                       ¿DONE: SO UPDATE CONSOLE POINTER
                              SHLD
                                       CNADR
                  583
0A86 CDEB05
                              CALL
                  584
                                       CRLF
                                                       DISPLAY OR
                                                       POINT FIT RX BUFFER
0A89 210082
                  585
                              LXI
                                       H, RXBUF
0880 C1
                              POP
                                       В
                                                       RETRIEVE RECEIVED COUNT
                  586
                  FO7 RX53:
0880 78
                              MOY
                                       A, B
                                                       JIS COUNT 0?
088E B1
                               ORA
                  588
088F CA5708
                                       CMDREC
                                                       HYES, GO BACK TO LOOP
                  589
                               JΖ
9892 7E
                  590
                               MOV
                                       A.M
                                                       NO GET CHK
0893 C5
                  591
                              PUSH
                                                       JISAVE BC
                                       6
0A94 CDC786
                               CALL
                                       NMOUT
                                                       JOONVERT AND DISPLAY CHR
                  592
0A97 0E20
                                       6177
                                                       JASCII SP
                  593
                                                       DISPLAY IT TO SEPARATE DATA
0899 CDF805
                  594
                               ĊAĹL
                                       ECHO
0A9C C1
                  595
                              FOP
                                       Ε
                                                       *RESTORE BC
009D 0B
                  596
                               DCX
                                       6
                                                       FDEC COUNT
0A9E 23
                                       Н
                  597
                               INX
                                                       : INC POINTER
0A9F 038D0A
                  598
                                       RX53
                                                       iget next chr
                               TMP
                  599
                                                       GET RO FOR RESULT BUFFER
0882 4E
                  600 R0PT.
                                       C, M
                               MOV
                                       8
                                                       ; SAVE IT
0AA3 C5
                  601
                               PUSH
0884 C37F08
                  602
                               THE
                                       RXCC
                                                       RETURN
                   603
8667 C1
                  604 R1PT:
                               POP
                                       В
                                                       GET RO
                               MOV
                                       B, M
                                                       GET R1 FOR RESULT BUFFER
0AA8 46
                   605
                               PUSH
                                       8
                                                       SAVE IT
0009 05
                   606
                               JMP
                                       RX52
OARA C37F0A
                   607
                   608 \pm
                   609 /
                   610 i
                   611 / PARAMETER INPUT - PARAMETER RETURNED IN E REGISTER
                   612 :
```

	613,			
ØAAD C5	614 PARIN:	PUSH	В	SAVE BC
<b>BARE</b> 1681	615	MVI	D. 01H	SET CHR COUNTER
0AB0 CD1F06	616			
		CALL CALL	GETCH ECHO	GET CHR
0AB3 CDF805	617			■ ECHO IT
0AB6 73	618	MOV	A, C	PUT CHR IN A
0AB7 FE20	619	CPI	£ 1	; SP?
0AB9 C2E00A	629	JNZ	PARIN1	:NO ILLEGAL, TRY AGAIN
0ABC CD1F06	621 PARINS:		GETCH	GET CHR OF PRRAMETER
BABF CDF805	622	CALL	ECHO	;ECHO IT
0AC2 CD5E07	623	CALL	VALDG	; IS IT A YALID CHI??
0AC5 D2E00A	624	JNC	PARIN1	: NO. TRY AGAIN
0AC8 CD8805	625	CALL	CNVBN	CONVERT IT TO HEX
@ACB 4F	626	MOY	C, A	SAVE IT IN C
8ACC 7A	627	MOY	A, D	GET CHR COUNTER
ØACD A7	628	ANA	A	IS IT 87
ØACE CADCOA	629	JZ	PARIN2	; YES, DONE WITH THIS PARAMETER
0AD1 15	630	DCR	D	DEC CHR COUNTER
OAD2 AF		XRA	A	
	631			CLEAR CARRY
0AD3 79	caa	MOV	ĄC	RECOVER 1ST CHE
0AD4 17	633	RAL		,ROTATE LEFT 4 PLACES
0AD5 17	634	RAL		
BAD6 17	635	RAL		
0AD7 17	636	RAL.		
0AD8 5F	637	MOY	E,A	; SAVE IT IN E
0AD9 C3BC0A	638	JMP	PARIN3	;GET NEXT CHR
@ <b>AD</b> C 79	639 PARIN2:	MOV	A, C	32ND CHR IN A
0A00 B3	640	ORA	E	COMBINE BOTH CHRS
BADE C1	641	POP	8	; RESTORE BC
ØADF C9	642	RET		FRETURN TO CALLING PROGRAM
0AE0 73	643 PARIN1:		A, C	; PUT ILLEGAL CHE IN A
ØAE1 37	644	STC	12.0	SET CARRY AS ILLEGAL STATUS
0AE2 C1	645	POP	е	RESTORE BC
0AE3 C9	646	RET		RETHEN TO CALLING PROGRAM
01162 03	647			STETIEN TO CHECING PROGRAM
	648 ;			
		ובטב וב פ	WEEEG ELLI	
	649 JUMP H	EKE IF E	WIFER FULL	
OOE4 CE	650 ;	DD	OCEU	FILLT TO MONITOR
0AE4 CF	651 EUFFUL:	DB	0CFH	EXIT TO MONITOR
	652			
	653 ;			
	654 COMMAN	D DISPRT	CHER	
	655 ;			
	656 <i>i</i>			
ME5 210020	657 COMM:	LXI	H. CMOBUF	; SET POINTER
9AE8, C5	658	PUSH	В	≯SAVE_BC
0AE9 7 f	659	MOV	My C	;LOHD COMMAND INTO BUFFER
0AEA 78	660 COMM1:	MOV	A, B	CHECK PARAMETER COUNTER
ØAEB A7	661	ANA	A	FIS IT 0?
OAEC CAFBOA	662	45	CMDOUT	TYES, GO ISSUE COMMAND
OAEF CDADOA	663	CALL	PARIN	GET PARAMETER
OAF2 DAA708	664	JC	ILLEG	ILLEGAL CHR RETURNED
0AF5 23	665	INX	H	: IHC EUFFER POINTER
ØAF6 65	666	DOR	п 6	
			-	DEC PARAMETER COUNTER
OAF7 77	667 669	MOA	M. A	PARAMETER TO BUFFER
OAFS C3EAOA	668	JMP	COMM1	GET NEXT PARAMETER
0AFB 210020	663 CMCOUT:		H, CMDBUF	REPOINT POINTER
ØAFE C1	67 <b>0</b>	FOP	8	RESTORE PARAMETER COUNT

```
OAFF DB90
                  671 COMM2:
                               ΙN
                                       STRT73
                                                        FREAD 8273 STATUS
0801 07
                  672
                               RLC
                                                        ROTATE CBSY INTO CARRY
0B02 DAFF0A
                               JC
                                       COMM2
                  673
                                                       :#HIT FOR OK
0805 7E
                  674
                               MOV
                                                        JOK, MOVE COMMAND INTO A
                                       A M
0B06 D390
                  675
                               OUT
                                       COMM73
                                                        OUTPUT COMMAND
0808 78
                  676 PAR1:
                               MCC
                                       ΑB
                                                        GET PARAMETER COUNT
0809 A7
                  677
                               ANA
                                       A
                                                        3IS ⊪ 0?
080A 08
                  678
                               RΖ
                                                        ; YES, DONE, RETURN
0B0B 23
                  673
                                       Н
                               INX
                                                        FINC COMMAND BUFFER POINTW
0800 05
                  680
                               DCR
                                       В
                                                        ; DEC PARAMETER COUNT
0B0D DB90
                  681 PAR2:
                               ΙN
                                       STRT73
                                                        READ STATUS
080F E620
                  682
                               ANI
                                       CPBF
                                                        ; IS CPPF BIT SET?
0811 C2000B
                  683
                               JNZ
                                                        : WAIT TIL ITS 0
                                       PAR2
9814 7E
                  684
                               MOV
                                                        JUK, GET PARAMETER FROM BUFFER
                                       A. M
0815 D391
                  685
                               OUT
                                       PARM?3
                                                        JOUTPUT PARAMETER
0817 030808
                  686
                               JMP
                                       PAR1
                                                        GET NEXT PARAMETER
                  687 ;
                  688;
                   689 ; INITIALIZE AND ENABLE RX DMA CHANNEL
                   630;
                  691 i
0B1A 3E62
                   692 RXDMA:
                               MVI
                                       A DRDMH
                                                        DISABLE EX DMA CHANNEL
0810 D3A8
                               OUT
                                       MODE57
                                                        :8257 MODE PORT
                   693
081E 010082
                  694
                               LXI
                                       B, RXBUF
                                                        FRX BUFFER START ADDRESS
0B21 79
                               MOV
                   695
                                                        FRX BUFFER LSB
                                       A.C.
0822 D380
                  696
                               OUT
                                       CHOADR
                                                        CHO HOR PORT
                               MOV
                                       A B
0824 78
                                                        FRX BUFFER MS8
                   697
0B25 D3A0
                               OUT
                                       CHOADR
                                                        ⇒CH0 ADR PORT
                   698
0B27 01FF41
                  699
                               LXI
                                       B, RXTC
                                                        FRX CH TEERMINAL COUNT
0B2A 79
                   700
                               MOV
                                                        FRX TERMINAL COUNT LSP
                                       A C
0B2B D3A1
                   701
                               OUT
                                       CHOTC
                                                        ∍CHØ TO PORT
0B2D 78
                   702
                               MOV
                                                        JRX TERMINAL COUNT MSB
                                       A,B
082E 03A1
                   763
                               OUT
                                       CHOTC
                                                        CHO TO PORT
                                                        , ENABLE DMA WORD
0B30 3E63
                   764
                               NVI
                                       A ENDMA
0B32 D3A8
                   705
                               OUT
                                       MODE57
                                                        :8257 MODE PORT
0B34 C9
                   766
                               RET
                                                        ; RETURN
                   707:
                   708 🕖
                   769 : INITIALIZE AND ENABLE TX DMA CHANNEL
                   710 ;
                   711 /
                   712 TXDMA: MVI
0835 3E61
                                       A, DTDMA
                                                        ; DISABLE TX DMA CHANNEL
0837 D3A8
                   713
                               OUT
                                       MODE57
                                                        :8257 MODE PWT
0839 010080
                   714
                               LXI
                                        B, TXBUF
                                                        ; TX BUFFER START ADDRESS
0830 79
                   715
                               MOV
                                        A, C
                                                        JTX WFFER LSB
0830 D3A2
                   716
                               OUT
                                        CH1ADR
                                                        CH1 ADR PORT
0B3F 78
                   717
                               MOV
                                        A, B
                                                        TX BUFFER MSB
                                        CH1ADR
                               OUT
0840 D3A2
                   718
                                                        ;CH1 ADR PORT
                   719 TXDMA1: LXI
                                        E. TXTC
                                                        TX CHITERMINAL COUNT
0B42 01FF81
9845 79
                   720
                               MOV
                                        A.C
                                                        TX TERMINAL COUNT LSB
0846 D3A3
                   721
                               OUT
                                        CH1TC
                                                        ; CHI TC PORT
0848 78
                   722
                               MOY
                                        A/B
                                                        ;TX TERMINAL COUNT MSB
                   723
                                        CH1TC
                                                        CH1 TC PORT
0B49 D3A3
                               OUT
                   724
                               MVI
                                        A, ENDMA
                                                        : ENABLE DAA WORD
0B4B 3E63
0B4D D3A8
                   725
                                OUT
                                        MODE57
                                                        :5257 MODE PORT
0B4F C9
                   726
                               RET
                                                        : RETURN
                   ice
                   726 :
```

```
729 : INERRUPT PROCESSING SECTION
                  730 ;
0000
                  731
                               ORG
                                       0000H
                  732 ;
                  733 i
                  734 :RECEIVER INTERRUPT - RST 7.5 (LOC 3CH)
                  735 /
0000 E5
                  736 RXI:
                               PUSH
                                                         ;SAVE HL
                  737
                               PUSH
                                       PSH
                                                        ; SAVE PSW
8081 F5
                                        В
0002 05
                  738
                               PUSH
                                                        SAVE BC
                  729
                               PUSH
                                       Ď
                                                        SAVE DE
0003 05
                   749
                                        AJ DRDMA
                               MVI
                                                        DISABLE RX DMA
0004 3E62
                   741
                               OUT
                                       MODE57
                                                        ;8257 MODE PORT
9096 D388
0008 3E18
                   742
                               MVI
                                                         RESET RST7.5 F/F
                                        A, 18H
                               SIN
                   743
000A 30
9C9B 1694
                   744
                               MVI
                                        D. 04H
                                                         D IS RESULT COUNTER
000D 2A1020
                               LHLD
                                        LDADR
                                                         GET LOAD POINTER
                   745
0010 E5
                                        Н
                                                         SAVE IT
                   746
                               PUSH
9011 E5
                   747
                               PUSH
                                        Н
                                                         SHVE IT AGAIN
0012 45
                               MOV
                                        B, L
                                                         SAVE LSB
                   748
0013 2A1320
                   749
                               LHLD
                                        CNADR
                                                         ; GET CONSOLE POINTER
                   750 RXI1:
                               INR
                                        В
                                                         , BUMP LOAD POINTER LSB
0016 04
9017 78
                   751
                               MOY
                                        A, B
                                                         GET SET TO TEST
0018 BD
                   752
                               CMP
                                                         :LOAD=CONSOLE?
                                        L
                                        BUFFUL
0019 CAE40A
                   753
                                JΖ
                                                         ; YES, BUFFER FULL
0010 15
                   754
                               DOR
                                        Đ.
                                                         ; DEC COUNTER
0010 021600
                   766
                                JNZ
                                        RXI1
                                                         INOT DONE, TRY AGAIN
0020 1605
                   756
                                MVI
                                        D. 95H
                                                         RESET COUNTER
                   757
                                POP
                                                         RESTORE LOAD POINTER
0022 E1
                                        Н
0023 DB90
                   758 RXI2:
                                IN
                                        STAT73
                                                         READ STATUS
0025 E608
                   759
                                ANI
                                        RXINT
                                                         TEST RX INT BIT
0027 CR3900
                   768
                                JΖ
                                        RXI3
                                                         DONE, GO FINISH UP
002A DB90
                                                         ⇒READ STATUS AGAIN
                   761
                                IN
                                        STAT73
0020 E602
                   162
                                ANT
                                        RXIRA
                                                         : IS RESULT READY?
002E CR230C
                                JΖ
                   763
                                        RXI2
                                                         : NO. TEST AGAIN
0031 DB93
                                IN
                                        RXIR73
                                                         YES READ RESULT
                   764
                   765
0033 77
                               MOV
                                        M, A
                                                         STORE IN BUFFER
0034 20
                   766
                                INR
                                        1
                                                         INC PUFFER POINTER
0035 15
                   iĥi
                                DCR
                                        D
                                                         DEL COUNTER
9036 032390
                   768
                                JMP
                                        RXI2
                                                         GET MORE RESULTS
0039 7A
                   769 RXI3:
                                MOV
                                        A, D
                                                         GET SET TO TEST
003A A7
                                ANA
                                        A
                                                         ; ALL RESULTS?
                   770
003B CA450C
                   771
                                JΖ
                                        RXI4
                                                         ; YES, 50 FINISH UP
903E 3600
                   772
                                MVI
                                        M. 90H
                                                         ;NO, LOAD 0 TIL DONE
0040-20
                   773
                                INR
                                                         BUMP POINTER
                                        L
0041 15
                   774
                                DOR
                                                         JDEC COUNTER
                                        D
0042 033900
                   775
                                JMP
                                        RXI3
                                                         . CO HGAIN
0045 221020
                   776 RXI4:
                                SHLD
                                        LDADR
                                                         UPDATE LONG POINTER
                   777
0048 3R1520
                                LDA
                                        PRMPT
                                                         GET MODE INDICATOR
004B FE2D
                   778
                                CPI
                                        1-1
                                                         :NORMAL MODE?
                                JΖ
                                        RX16
                                                         YES CLEAN UP BEFORE RETURN
0040 CA850C
                   779
                   780 j
                   781 a
                                POLL MODE SO CHECK CONTROL BYTE
                   782 j
                                IF CONTROL IS A POLL, SET UP SPECIAL TX COMMAND BUFFER
                   783 ;
                                HND RETURN WITH POLL INDICHTOR NOT @
                   784 ji
0050 E1
                   785
                                POP
                                        Н
                                                         GET PREVIOUS LOAD ADR POINTER
0051 7E
                                                         GET IC BYTE FROM BUFFER
                   786
                                MOV
                                        \mathbf{A},\mathbf{M}
```

```
0052 E61E
                  787
                              ANI
                                      1EH
                                                       ; LOOK AT GOOD FRAME BITS
0054 028900
                  788
                              JNZ
                                      RXI5
                                                       : IF NOT 0. INTERRUPT WASN'T FROM A GOOD FRAME
0057 20
                  789
                              INR
                                                      :BYPASS RO AND R1 IN BUFFER
                                      L
0058 2C
                  790
                              INR
                                      L
0059 2 r
                  781
                              INR
                                      L
905A 56
                  782
                              MOV
                                                      GET ADR BYTE AND SAVE IT IN D
                                      D. M
005B 20
                  793
                              INR
                                      L
0050 7E
                  794
                              MOV
                                                      JGET CNTL BYTE FROM BUFFER
                                      ΑМ
005D FE93
                              CPI
                  795
                                      SNRMP
                                                      JWRS LT SNRM-P?
005F CR600C
                  796
                              JΖ
                                                      ; YES: GO SET RESPONSE
                                      T1
0062 FE11
                  797
                                      RR0P
                              CPI
                                                      : WAS IT RR(0)-P?
0064 028900
                  798
                              JNZ
                                      RXI5
                                                      ; YES, GO SET RESPONSE, OTHERWISE RETURN
0067 1E11
                  799
                              MVI
                                      E, RROF
                                                       ;RR(0)-P SO K T RESPONSE TO RR(0)-F
0069 036E00
                  899
                              JHP
                                      TXRET
                                                      : CO FINISH LOWING SPECIAL BUFFER
0060 1E73
                  801 T1:
                              1
                                      E. NSAF
                                                      ; SNRM-P SO SET RESPONSE TO NSA-F
6C6E 2.12829
                  802 TXRET: LXI
                                                      SPECIAL BUFFER ADR
                                      H. CMOBF1
0071 3608
                  806
                                      M. 0C8H
                              MVI
                                                       ¿LOAD TX FRAME COMMAND
0C73 23
                  808
                              INX
                                                      INC POINTER
                                      Н
0074 3606
                  809
                              MV
                                      M, 00H
                                                       ;L0=0
0076 23
                  810
                                                      INC POINTER
                              INX
                                      Н
0077 3600
                  811
                              MVI
                                      M, 00H
                                                      L1=0 ز
0079 23
                  812
                              INX
                                      Н
                                                      : INC WINTER
007A 72
                  813
                              MOV
                                      M, D
                                                       ; LOAD ROVD ADR BYTE
0C7B 23
                  814
                              INX
                                      Н
                                                      INC POINTEP.
0070 73
                  815
                              MOV
                                      M.E
                                                       ; LOAD RESPONSE CNTL BYTE
0C7D 3E01
                  816
                              MVI
                                      A. 01H
                                                       SET POLL INDICATOR NOT 8
007F 321620
                  817
                                      POLIN
                                                       ; LOAD POLL INDICATOR
                              STA
0082 038900
                  818
                              JMP
                                      RXI5
                                                      RETURN
                  819
0085 E1
                  820 RXI6:
                              POP
                                                       CLEM UP STACK IF NORMAL MODE
                                      Н
0086 C3890C
                  821
                              JMP
                                      RXI5
                                                       RETURN
                  822
0089 CD1A0B
                                      RXDMA
                  823 RXIS:
                              CALL
                                                       :: RESET DMA CHANNEL
0080 04
                  824
                              POP
                                      D
                                                       ; RESTORE REGISTERS
                              POP
                                      8
0080 01
                  825
008E F1
                  826
                              POP
                                      P5W
008F E1
                  827
                              POP
                                      Н
0090 FB
                  828
                                                       ENRBLE INTERRUFTS
                              ЕΙ
0091 09
                  829
                              RET
                                                       RETURN
                  838;
                  831 ;
                  832 : MESSAGE TYPER - ASSUMES MESSAGE STARTS AT HL
                  833 i
                  834 /
0092 05
                  835 TYMSG: PUSH
                                      В
                                                       SAVE BC
0093 7E
                  836 TYMSG2: MOV
                                       B, M
                                                       ;GET ASCII CHR
0094 23
                  837
                               INX
                                      Н
                                                       ; INC POINTER
0095 FEFF
                               CPI
                                       OFFH
                  838
                                                       :5TQP?
                                                       ; YES, GET SET FOR EXIT
                                       TYMSG1
0097 CAR100
                  839
                              JΖ
0C9A 4F
                  848
                               MOV
                                       C, A
                                                       ; SET UP FOR DISPLAY
0098 CDF805
                  841
                               CALL
                                       ECHO
                                                       : DISPLAY CHR
009E 039300
                  842
                                       TYMSG2
                                                       GET NEXT CHR
                  843 TYMSG1: POP
                                                       RESTORE BC
00A1 C1
                                       В
00A2 C9
                  844
                               RET
                                                       RETURN
                  845
                  846
                  847 : SIGNON MESSAGE
                  848;
```

```
00A3 00
                  849 SIGNON: DB
                                      CR, 8273 MONITOR V1. 17, CR, OFFH
0CH4 38323733
00A8 204D4F4E
9CRC 49544F52
0CB0 20205631
00B4 2E31
0086 00
0087 FF
                  856;
                  851:
                  852
                  853 RECEIVER INTERRUPT MESSAGES
                  854
                  855 ;
KB8 90
                  856 RXIMSG: DB
                                       CR. /RX INT - 1/0FFH
OCB9 52582849
0CBD 4E54202D
0CC1 20
0002 FF
                  857 ;
                  858 TRANSMITTER INTERRUPT MESSAGES
                  859 ;
0003 0D
                  860 TXIMSG: DB
                                     CR, (TX_INT = 1) 0FFH
0004 54582049
0008 4E542020
0000 20
OCCD FF
                  861
                  862
                  863 TRANSMITTER INTERRUPT RWTINE
                  864;
900E E5
                  865 TXI:
                               PUSH
                                                       ; SAVE HL
                                       Н
OCCF F5
                               PUSH
                  866
                                       P5W
                                                       SAYE PSW
0CD0 C5
                  867
                               PUSH
                                       6
                                                       SAVE BC
0CD1 D5
                   868
                               PUSH.
                                       D
                                                       SAVE DE
0CD2 3E61
                  869
                               MVI
                                       H, DTDMA
                                                       DISABLE TX DMA
9CD4 D3R8
                                                       : 8257 MOUE PORT
                  878
                               \alphaT
                                       MODE57
9CD6 1684
                  871
                               MVI
                                       D. 04H
                                                       i SET COUNTER
0CD8 2A1020
                  872
                               LHLD
                                       LDADR
                                                       GET LOAD POINTER
000B E5
                  873
                               PUSH
                                       Н
                                                       SAVE IT
OCDC 45
                  874
                               MOA
                                       B, L
                                                       SAVE LSB IN 6
@CDD 2A132@
                  875
                               LHLD
                                       CNADR
                                                       GET CONSOLE POINTER
0CE0 04
                  876 TXI1:
                               INR
                                       В
                                                       INC POINTER
9CE1 78
                  877
                               MOY
                                       n B
                                                       , GET SET TO TEST
OCE2 BD
                               CMP
                  878
                                                       :LOAD=CONSOLE?
                                       L
0CE3 CRE40A
                                       BUFFUL
                  879
                               JΖ
                                                       FYES, BUFFER FULL
0CE6 15
                  880
                               DCR
                                                       NO. TEST NEXT LOCATION
                                       D
0CE7 C2E00C
                  881
                               JNZ
                                       TXI1
                                                       TRY AGAIN
OCEA E I
                  882
                               PUP
                                                       RESTORE LOAD POINTER
                                       TXIR73
                               IN
0CEB DB92
                  883
                                                       READ RESULT
0CED 77
                  884
                               MOV
                                       M. A
                                                       i STORE IN BUFFER
ØCEE 20
                  885
                               INR
                                       L
                                                       ; INR POINTER
OCEF 3680
                  8%
                               MVI
                                       MJ 00H
                                                       EXTRA RESULT SPOTS 8
00F1 20
                               INR
                  887
                                       L
9CF2 3600
                  888
                               ΝVI
                                       M. 00H
9CF4 2C
                  889
                               INR
                                       L
0CF5 3600
                  890
                               NVI
                                       M. 00H
0CF7 2C
                  831
                               INR
                                       L
```

0CF8 3600 0CFA 2C 0CFB 221020 0CFE CD350B 0D01 D1 0D02 C1 0D03 F1 0D04 E1 0D05 FB 0D06 C9	892 893 894 899 900 901 902 903 904	MYIIIINR SHLD CALL PCP PCP PCP PCP RET	M, 00H L LDADR TXDMA D B PSM H	; UPDATE LORD PO INTER ; RESET DMA CHANNEL ; RESTORE DE ; RESTORE BC ; RESTORE PSW ; RESTORE HL ; ENABLE INTERRUPTS ; RETURN

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS						
ADWN A 0922	AFCMD A 09CE	BUFFUL A OAE4	CHORDR A 00A0	CHBTC A 00A1	CH1ADR A 00A2	CH1TC A MA3
CMD51 A 0027	CMDBF1 A 2020	CMDBUF A 2000	CMDOUT A @AFB	CMDREC A 0857	CMODE A 0931	CNADR A 2613
CNT053 A 0090	CNT153 A 0090	ONT253 A 009E	CNTL51 A 0089	ONTLC A 0003	CNOBN A 85BB	COBR A 000C
COMM R 0AE5	COMM1 A DAEA	COMM2 A BAFF	COMM73 A 0090	OPBF A 0020	CR A <b>000D</b>	CRLF A 05EB
DEM A 0000	DEMODE A 2827	DISPY A 0A39	DISPY1 A 0A4E	DISPY2 A 0A4D	DRDMA A 0062	DTDMA A 0061
ECH? A 05F8	ENDOHK A DA1B	ENDMA A 0063	GDWN A 08FF	GETCH A 061F	GETCID A 0870	GROMD A 0904
ILLEG A 08A7	LDADR A 2910	LF A 000A	LKBR1 A 2617	LKBR2 A 2 <b>01</b> 8	LOOPIT A 0861	MDCNT0 A 0036
MDCNT2 A 00B6	MDE51 A 00CE	MODE53 A 009B	MODES7 A 00A8	MONTOR A 0008	NMOUT A 0607	<b>NSAF</b> A 0073
PAR1 A 0B08	PAR2 A <b>080</b> 0	PARIN A ØAAD	PARIN1 A CAEC	PARIN2 A @ADC	PARING A GABO	PARM73 A 0091
POLIN A 2816	PRMPT A 2615	ROPT A OAA2	R1PT A OAA7	RBCMD A 097B	RDCMD A 0971	RDWN A 08AF
RDY <b>A 000</b> 2	RESBUF A 2800	RESL73 A 0091	ROCMD A 095D	RPOND A 8908	RRØF A 6811	RROP A 0011
RSCMD A 8967	RST65 A 20CE	RST75 A 2004	RXBUF A 8280	RXD51 A <b>00</b> 88	RXDMA A 081A	RXI A 0000
RXII A 0016	RXI2 A 0023	RXI3 - A <b>0</b> 039	RXI4 A 0045	RXI5 A 0089	RXI6 A 0085	RXIMSG A KB8
RXINT A 0088	RXIR73 A 9893	RXIRH A 0002	RXS1 A 0A69	RXS2 A 0A7F	RXS3 A 0A8D	RXSURC A 0062
RXTC A 41FF	WOND A 0985	SDWN A 0807	SIMON A OCA3	SLCMD A 098F	SNRMP A 0093	50CMD A 09A6
SPOMD A 09E2	SROMD A 09BA	SSCMD A 0980	START A 0800	STAT51 A 0089	STAT57 A <b>00A</b> 8	STAT73 A 0090
STKSRT A 2000	S₩ A 0943	T1 A 0060	TBUFFL A 0A24	TBUFL A 0ñ07	TBUFL1 A 0A0D	TDWN A 090E
TEST73 A 0092	TFCMD A 09EC	TFCMD1 A 09F6	TFRET A 0A36	TLCMD A 0999	TRUE A 0000	TRUE1 A 0000
TXBUF A 8000	TXD51 A 0088	TXDMA A 0835	TXDMA1 A 0642	TXI A ØCCE	TXI1 A OCEO	TXIMSG A 0003
TAINT A 0004	TXIR73 A 0092	TXIRA A 6881	TXPOL A 0940	TXRET A 006E	TXSORC A 0A47	TXTC A 81FF
TYMSG A 0092	TYMSG1 A 0CA1	TYMSG2 A 0093	VALDG A 075E			

ASSEMBLY COMPLETE: NO ERRORS



MICROCOMPUTER AND MEMORY COMPONENT SALES AND MARKETING OFFICES

3065 Bowers Avenue Santa Clara. California 95051 Tel: (408) 987-8080°\*

#### U.S. AND CANADIAN SALES OFFICES

ALABAMA Glen White Associates 7844 Horseshoe Trail Huntsville 35802 Tel: (205) 883-9394

ARIZONA Inlel Corp. 8650 N 35th Avenue Phoenix 65021 Tei 16071 242-7205

CALIFORNIA CALIFORNIA Intel Corp. 15335 Morrison Suile 345 Sherman Oaks 91403 (213) 986-9510 TWX: 910-495-2045

Intel Corp: 990 E. Arques Ave. Suile 112 Sunnyvale 94086 Tei: 14081 736-3870 TWX: 910-339-9279 TWX: 910-338-0255

Mac-I 2576 Shattuck Suite 4B Berkeley 94704 Tel (415) 843-7625 Mac-I P.O. Box 1420 Cuperlino 95014 Tel: 14081 257-9880 Earle Associates, Inc 4805 Mercury Street

Sain-Diego 92111 Tel (714) 278-5441 TWX: 910-335-1585

Mac-I P O Box 8763 P O Box 8763 Fountain Valley 92708 Tel: 17141 839-3341 Intel Corp.\* 1651 East 4th Street Suite 150 Santa Ana 92701 Tel: (714) 635-9642 TWX. 910-595-1114

COLORADO Intel Corp 6000 East Evans Ave Bidg. 1, Suile 260 Denver 80222 Tel (303) 758-8086 TWX: 910-931-2289

CONNECTICUT Intel Corp. Peacock Alley Padanaram Road, Suite 146 Danbury 06810 Tel: 12031 792-8366 TWX: 710-456-1199

FLORIDA Intel Corp. 1001 N W. 62nd Street. Suite 406 Ft. Lauderdale 33309 Tei (305) 771-0600 TWX 510-956-9407 Intel Corp 5151 Adanson Street. Suile 105 Orlando 32804 Tel: 13051 628-2393 TWX: 810-853-9219

ILLINOIS ILLINOIS Intel Corp' 1000 Jorie Boulevard Suite 224 Oakbrook 60521 Tel: (312) 325-9510 TWX: 910-651-5881

INDIANA Electro Reps Inc 941 E 86th Street Indianapolis 46240 Tel (317) 255-4147 TWX 810-341-3217 Electro Reps Inc. 810 Valley-O-Pines Pkwy. Ft Wayne 46825 Tel (219) 637-6211

IOWA
Technical Representatives, Inc.
St. Andrews Building
1930 St. Andrews Drive N.E.
Cedar Rapids 52402
Tel: (319) 393-5510

KANSAS Technical Representatives, inc. 8245 Nieman Road, Suite #100 Lenexa 66214 Tei: (913) 888-0212 3 & 4 TWX: 910-749-6412

MARYLAND Glen While Associates 57 West Timonium Road Timonium 21093 Tei: (301) 262-6360 Intel Corp 57 west Timonium Road Suite 307 Timonium 21093 Tel 1301) 252-7742 TWX 710-232-1807

MASSACHUSETTS Intel Corp.\* 187 Billerica Road. Suite 14A Chelmsford 01824 Tel (617) 256-6567 TWX 710-343-6333

TWX 710-343-6333 MICHIGAN Intel Corp. 26500 Northwestern Hwy Suite 401 Southfield 48075 Tel: (313) 353-0920 TWX: 910-420-1212 TELEX: 231143

MINNESOTA Intel Corp 8200 Normandale Avenue Suile 422 Bloomington 55437 Tel (612) 835-6722 TWX 910-576-2867

MISSOURI
Technical Representatives, Inc.
Trade center Bldg
320 Brookes Drive, Suite 104
Hazelwood 63042
Tel: (314) 731-5200
TWX 910-762-0618

NEW JERSEY Intel Corp. 2 Kilmer Road Edison 0881 7 Tel (201) 985-9100 TWX 710-480-8238

NEW YORK Intel Corp: 350 Vanderbilt Motor Pkwy. Suite 402 Suite 402 Hauppauge 11787 Tel: (516) 231-3300 TWX: 510-227-6236 Intel Corp. 474 Thurston Road Rochester, N Y. 14819 Tel (716) 326-7340 TWX: 510-253-3841

T-Squared 4054 Newcourt Ave. Syracuse 13206 Tel (315) 463-8592 TWX: 710 541-0554 TWX: 710 541-0554 T-Squared 642 Kreag Road P.O. Box W Pittsford 14534 Tel: (716) 248-5005 TELEX 97-8289

NEW YORK (cont.) Intel Corp. 85 Market Street Poughkeepsie, New York 12601 Tel: (914) 473-2303 TWX: 510-248-0060

NORTH CAROLINA Glen White Associates 3700 Computer Dr.. Suite 330 Raleigh 27609 Tel (919) 787-7016

OHIO Intal Core.\* 8312 North Main Street Dayton 45415 Tel: (513) 890-5350 TWX 610-450-2528 Intel Corp Chagrin-Brainard Bldg. 28001 Chagrin Blvd. Cleveland 44122 Tel: (216) 464-2736

OREGON ES Chase Company 7100 S W Hampton Street Suite 121 Portland 97223 Tel (503) 620-9616

PENNSYLVANIA Intel Corp \*
520 Pennsylvania Ave
Fort Washington 19034
Tel (215) 542-9444
TWX 510 661-2077

TENNESSEE Glen White Associates Rt #12, Norwood S/D Jonesboro 37659 Tel: 16151477-8850 Glen White Associates 2523 Howard Road Germantown 38136 Tel: (901) 754-0483 Glen White Associates 6446 Ridge Lake Road Hixon 37343 Tel (615) 842-7799

TEXAS Intel Corp 6776 S.W. Freeway Suite 550 Houston 77074 Tel: 17131 784-3400 Mycrosystems Marketing Inc. 13777 N. central Expressway Suite 405 Dallas 75243 Tel (214) 238-7157 TWX 910-867-4763 Mycrosystems Marketing Inc 6610 Harwin Avenue. Suile 125

Houston 77036 Tel: (713) 783-2900 Iel: (713) 783-2900 Intel Corp: 2925 L.B.J. Freeway Suite 100 Dallas 75234 Tel: (214) 241-9521 TWX: 910-860-5487

VIRGINIA Glen White Associates Pytho Bib wrth 194505

Tel 18041 384-6920 Glen White Associate Colonia Belle 22443

Tel 18041 224-4871

WASHINGTON E.S./Chase Co. P.O. Box 80903 Seattle 98108 Tel: (206) 762-4824 Twx: 910-444-2298

CANADA Intel Corp.
70 Chamberlain Ave
Ollawa, Onlario K1S 1V9
Tel: (613) 232-8576
TELEX: 053-4419 Multitek, Inc.\*
15 Grenfell Crescent
Ottawa. Ontario K2G OG3
Tel (6131 226-2365
TELEX 053-4585

# **EUROPEAN MARKETING OFFICES**

BELGIUM Intel International\* Rue du Moulin à Papier 51-Boite 1 B-1160 Brussels Tei (02) 660 30 10 TELEX 24814

FRANCE Intel Corporation, S A.R.L.' 74. Rue D'Arcuell Silic 223 94528 Rungis Cedex Tel (011 687 22 21 TELEX 270475

SCANDINAVIA Intel Scandinavia A/S" Lyngbyvej 32 2nd Floor DK-2100 Copenhagen Easl Denmark Tel (01) 18 20 00 TELEX: 19567 IELEX: 19567 Intel Sweden AB\* Box 20092 S-16120 Bromma Tei (08) 98 53 90 TELEX 12261

ENGLAND ntel Corporation (U.K.) Ltd \* Broadfield House 4 Belween Towns Road Cowley, Oxford OX4 3NB Tel: (0865) 77 14 31 TELEX: 837203 Intel Corporation (UK1Ltd. 46-50 Beam Street Naniwich. Cheshire CW5 5LJ Tel: 10270) 62 65 60 TELEX' 36620

GERMANY
Intel Semiconductor GmbH'
Intel Semiconductor GmbH'
8000 Muenchen 2
Tel (098) 55 81 41
TELEX 523 1777
Intel Semiconductor GmbH
Abraham Lincoln Strasse 30
6200 Wiesbaden 1
Tel: 1081217 14865
TELEX: 04166183
Intel Semiconductor GmbH
Emsthal densitasse 17
Tel: (0711) 7451506
Tel: (0711) 7451506
TELEX 7255348
Intel Vertirebsbur 0 GERMANY IELEX 7255348 Intel Vertriebsburo Hindenburger Strasse 28/29 3000 Hannover Tel 10511) 852051 TELEX: 0923625

ORIENT MARKETING OFFICES
JAPAN
Intel Japan Corporation
Flower Hill-Shinmachi East Bldg,
1-23-9, Shinmachi, Setagaya-ku Tokyo 154 Tel (03) 426-9261 TELEX 781-28426

TA!WAN
Taiwan Automation Co.\*
2nd Floor, 224
Nanking East Road
Section 3 Taipei Tel: (02) 7710940-3 TELEX: 11942 TAIAUTO

# INTERNATIONAL DISTRIBUTORS

ARGENTINA STE.S.A. Av Pte. Rogue Saenz Pena 1142 9B 1035 Buenos Aires Tel 35-6784

AUSTRALIA A.J.F. Systems & Components PTY. LTD 44 Prospect Rd Prospect 5082 South Australia 17005 Tel: 269-1244 TELEX 82635 Tel: 299-1244
TELEX 82595
AJF Systems & Components
PTV D. D. S.
Fyde, N.S.W. 2112
Fyde, N.S.W. 2112
Fyde, N.S.W. 2112
Tel: 102, 807-6878
TELEX: 24906
AJF. Systems & components
PTV LTD.
310 Queens
101 Queens
TELEX: 3070
Tel: (03) 673-702
TELEX: 3070
Warburton-Franki (Sydney) Ply Ltd
199-Parramalta Road
Auburn N.S.W. 2114
Tel: 648-1711 - 648-1381
TELEX. WARFRAN AA 22285
Warburton-Franki Industries
(Melabourne) Psy. Ltd
(Melabourne) Psy. Ltd (Melbourne) Pty. Ltd 220 Park Street South Melbourne. Victoria 3205 Tel. 699-4999 TELEX WARFRAN AA 31370

AUSTRIA Bacher Elektronische Gerale GmbH Moidlinger Hauptstrasse 78 A 1120 Vienna Tel: (022) 88 83 96 TELEX: (01) 1532

BELGIUM Inelco Belgium S.A. Avenue Val Duchesse, 3 B-1160 Brussels Tel (02) 660 00 12 TELEX: 25441

DENMARK Lyngso Komponent A S Ostmarken 4 2860 Soborg Tel: (01) 67 00 77 TELEX: 22990 Scandinavian Semiconductor

Supply A/S Nahnasgade 18 DK-2200 Copenha Tel 1011 83 50 90 TELEX 19037 o nhagen N

FINLAND OY Fintronic AB Loennrotinkatu 35D SF 00180 Helsinki 16 Tel: 1901 684 451 TELEX: 12426

FRANCE Celdis Celdis Coldis Co \*Tekelec Airtronic Cite des Bruyeres Rue Carle Vernet 92310 Sevres Tel: (1) 027 7535 TELEX: 750997

HONG KONG China Electronics Sea Bird House. 9th Floor 22-28 Wyndham Street Hong Kong

SINGAPORE General Engineers Associates 37, Hill Street Singapore 6

GERMANY Alfred Neye Englachnik GmbH Schillerstrasse 14 D-2085 Quickborn-Hamburg Tel: 10410618121 TELEX: 02-13590

Electronic 2000 Vertriebs GmbH Neumarkter Strasse 75 D-8000 Muenchen 80 Tel 10891 434061 TELEX 522561 Jermyn GmbH Postfach 1146 D-6277 Kamberg Tel: (06434) 8005 TELEX: 484426

INDIA
Electronics International
126 Mahalma Gandhi Road
Secunderabad
Tel 73120
TELEX 015-363
CABLE GUNTICQ

ISRAEL Eastronics Ltd.\* 11 Rozanis Street P.O. Box 39300 Tel-Aviv Tel: 475151 TELEX 33836

ITALY Eledra 35 S P A ' Viale Elvezia, 18 20154 Milan, Tel: 1021 3493041 TELEX: 39332 Via Paolo Gaidano, 141 D 10137 Torino TEL (01113097097-3097114 Eledra 35 S P A \*
Via Giuseppe Valmarana, 63
00139 Rome. Italy
Tel: (06) 81 27 290 -81 27 324
TELEX: 83051

JAPAN Pan Electron No. 1 Higashikata-Machi Midori-Ku, Yokohama 226 Tel: (045) 471-8811 TELEX: 781-4773

KOREA Koram Digital Sam Yung Bildg, #303 71-2 Bukchang - Dong Chung-Ku Seoul 100 Leewood International Inc C.P.O Box 682

TELEX: 781-4773

Ryoyo Electric Corp
Konwa BiJa
1-12-22. Tsukiji, 1-Chome
Chuo-Ku, Tokyo 104
Tel (03) 543-7711
Nippon Micro Compuler Co. Ltd
Mutsumi Bidg 4-5-21 Kojimachi
Chyoda-ku, Tokyo 102
Tel (03) 230-0041

NETHERLANDS Inelco Nederland AFD Elektronic Joan Muyskenweg 22 NL-1006 Amsterdam Tel: (020) 934824 TELEX 14622

NEW ZEALAND W. K. McLear Ltd. 103-5 Feiton Matthew A Glenn Innes, Auckland Tel: 567-037 TELEX: NZ2763

NORWAY Nordisk Elektronik (Norge) A/S Mustads Vei 1 N-Oslo 2 Tel (02) 55 38 93 TELEX 16963 PORTUGAL

Lisboa 1 Tel 119 45 313

Ditram Componentes E Electronica LDA Av Miguel Bombarda, 133

SOUTH AFRICA Electronic Building Elements P O Box 4609 Pretoria Tel 78 92 21 TELEX 30181

SPAIN Interface Ronda San Pedro 22 Barcelona 10 Tel 301 78 51 TELEX: 51508 IFCE E

SWEDEN Nordisk Electronik AB Fack S-10380 Stockholm 7 Tel (08) 248340 TELEX: 10547

SWITZERLAND Industrade AG Gemsenstrasse 2 Postcheck 80 - 21190 CH-8021 Zurich Tel (01) 60 22 30 TELEX 58788

UNITED KINGDOM

UNITED KINGDOM Rapid Recall. Ltd 11-15 Betlerton Street Druy Lane London WC2H 9BS Tel (011379-6741 TELEX. 28752 G E.C. Semiconductors Ltd. East Lane Wembley HA9 7PP Middlesex Tel: (011) 904-9303 TELEX. 923429 Jermyn Industries Vestry Estate Sevenoaks, Kenl. Tei (0732) 50144 TELEX 95142

\*Field Application Location

"Note New Telephone Number



# U.S. AND CANADIAN DISTRIBUTORS

3065 Bowers Avenue Santa Clara, California 95051 Tel: (408) 987-8080 ° TWX: 910-338-0026 TELEX: 34-6372

### U.S. AND CANADIAN DISTRIBUTORS

†\*Hamilton/Avnet Electronics 805 Oser Drive NW Huntsville 35805 Tel: (205) 533-1170

Pioneer 1207 Putman Drive NW Huntsville 35805 Tel (205) 837-9300

ARIZONA

†\*Hamilton/Avnet Electronics 8155 North 21st Street Phoenix 85021 Tel: 16021 275-7851 Liberty/Arizona 3130 N. 27th Avenue Phoenix 85017 r noenix 85017 Tel (602) 257-1272 TELEX 910-951-4282

#### CALIFORNIA

†\*Avnet Electronics 350 McCormick Avenue Costa Mesa 92626 Tel: (714) 754-6111 Tel: (213) 558-2345 †\*Hamilton/Avnet Electronics 575 E. Middlefield Road Mountain View 94040 Tel (415) 961-8600 †\*Hamilton/Avnet Electronics 8917 Complex Drive †\*Hamilton Electro Sales 10912 W. Washington Boulevard Culver City 90230 Tel: (213) 558-2121 \*\*Cramer/San Francisco 720 Palomar Avenue Sunnyvale 94088 Tel: (408) 739-3011 Cramer/Los Angeles 17201 Daimler Street Irvine 92714 Tel: (714) 979-3000 Eliberty Electronics 124 Maryland Street El Segundo 90245 Tel: (213) 322-8100 Tel: (714) 638-7601 TWX: 910-348-7140 TWX: 910-348-7140 +Liberty/San Diego 8284 Mercury Court San Diego 92111 Tel: (714) 565-9171 TELEX. 910-335-1590 +Elmar Electronics 2288 Charleston Road Mountain View 94040 Tel. (415) 961-3811 TELEX: 910-379-8437

## COLORADO

tElmar/Denver 8777 E. 50th Avenue Commerce City 80022 Tel (303) 287-9811 TWX: 910-936-0770 \* Hamilton/Avnet Electronics 5921 No. Broadway Denver 80216 Tel: (303) 545-1212

CONNECTICUT †Cramer/Connecticut 35 Dodge Avenue North Haven 06473 Tel: (203) 239-5641 thamilton/Avnet Electronics 643 Danbury Road Georgetown 08829 Tel: (203) 782-0361 Harvey Electronics 112 Main Street Norwalk 06851 Tel: (203) 853-1515

FI ORIDA FLORIDA
Cramer/E.W. Hollywood
4035 No. 29th Avenue
Hollywood 33020
Tel: 3305 921-7878
†"Hamilton/Avnet Electronics
8800 Northwest 20th Ave,
Ft Lauderdale 33309
Tel: (305) 971-2900
Cramer/EW Orlands Cramer/EW Orlando 345 No Graham Ave Orlando 32814 Tel (305) 894-1511

Pioneer 8220 S. Orange Blossom Trail 8220 S. Orange Blo Suite 412 Orlando 32809 Tel: (305) 859-3600

GEORGIA †Cramer 6458 Warren Drive Norcross 30071 Tel: (404) 448-9050

\*\*Note New Telephone Number

GEORGIA (cont.) †\*Hamilton/Avnet Electronics 6700 I 85, Access Raad, #11 Norcross 30071 Tel (404) 448-0800

ILLINOIS †Cramer/Chicago 1911 So. Busse Rd Mt. Prospect 60056 Tel; 13121593-8230 †\*Hamilton/Avnet Electronics 3901 No. 25th Ave. Schiller Park 60176 Tel (312) 678-6310 Pioneer/Chicago 1551 Carmen Drive Elk Grave Village 60006 Tel: (312) 437-9680

INDIANA †Pioneer/Indiana 6408 Castleplace Drive Indianapolis 46250 Tel:(317) 849-7300 Sheridan Sales 8790 Purdue Road Indianapolis 46268 Tel: (317) 297-3146

KANSAS †\*Hamilton/Avnet Electronics 9219 Quivira Road Overland Park 66215 Tel: (913) 888-8900

MARYLAND HCramer/EW Washington 16021 Industrial Drive Gaithersburg 20760 Tel: (301) 948-0110 †\*Hamilton Avnet 7235 Standard Drive Hanover 21076 Tel: 1301) 796-5000 Pioneer/Washington 9100 Gaither Road Gaithersburg 20760 Tel: (301) 948-0710 TWX: 710-828-0545

MASSACHUSETTS l Cramer Electronics Inc 85 Well's Avenue Newton 02159 Tel (617) 989-7700 the Waller of th

MICHIGAN †Sheridan Sales Co. 24543 Indoplex Circle Farmington Hills 48024 Tel: (313) 477-3800 Tel: (31³) 477-3800 †Pioneer/Michlgan 13485 Stamford Livonia 48150 Tel: (313) 525-1800 †\*Hamilton/Avnet Electronics 32487 Schoolcraft Road Livonia 48150 Tel: (313) 522-4700 TWX: 810-242-8775

MINNESOTA Hindustrial Components 5280 West 74th Street Minneapolis 55435 Tel: (612) 831-2666 †Cramer/Bonn 7275 Bush Lake Road Edina 55435 Tel (612) 835-7811 †\*Hamilton/Avnet Electronics 7683 Washington Avenue So. Edina 55435 Tei (612) 941-3801

## MISSOURI

\*\*Hamilton/Avnet Electronics 396 Brookes Lane Hazelwood 83042 Tel: (314) 731-1144 Sheridan Sales 110 S Hwy. 67, Suite 10 Florissant 63031 Tei (314) 837-5200

NEW JERSEY Cramer/Pennsylvania, Inc 12 Springdale Road Cherry Hill Industrial Center Cherry Hill 08034 Tel: (609) 424-5993 TWX: 710-896-0908 †\*Hamilton/Avnet Electronics 218 Little Falls Road Cedar Grove 07009 Tel. (201) 239-0800 TWX 710-994-5787 Cramer/New Jersey 1 Cardinal Drive Little Falls 07424 Tel: (201) 785-4300

NEW JERSEY (cont.) NEW MERSEY (cont.)
Harvey Electronics
389 Passaic Avenue
Fairfield 07006
Tel: (201) 227-1262
† Hamilton/Avnet Electronics
113 Gaither Drive
East Gate Industrial Park
Mt. Laurei 08057
Tel: (609) 234-2133
TWX 710-897-1405 NEW MEXICO 1\*Hamilton/Avnet Electronics 2524 Baylor Drive, S.E. Albuquerque 87119 Tel: (505) 765-1500

NEW VORK Cramer/Rochester 3000 Winton Raad South Rochester 14623 Tel: 17161 275-0300

\*Hamilton/Avnet Electronics 167 Clay Raad Rochester 14623 Tel: (716) 442-7820 Cramer/Syracuse 6716 Joy Road East Syracuse 13057 Tel (315) 437-6671 Tel (315) 437-6671
† Hamilton/Avnet Electronics
6500 Joy Raad
E Syracuse 13057
Tel: (315) 437-2641
†Cramer/Long Island
129 Oser Avenue
Hauppauge, L.1 11787
Tel: (516) 231-5600
TWX: 510-227-9863
† Hamilton/Avnet Electronics

+\*Hamilton/Avnet Electronics 70 State Street
Westbury, L I 11590
Tei (516) 333-5800
TWX 510-222-8237 Harvey Electronics 60 Crossways Park West Woodbury 11797 Tel: (516) 921-8700 NORTH CAROLINA +Cramer Electronics 938 Burke Street Winston-Salem 27102 Tei (919) 725-8711

Pioneer/Carolina 2908 Baltic Avenue Greensboro 27406 Tel: (919) 273-4441 TWX: 510-925-1114 Hamilton/Avnet Electronics. Inc. 2803 Industrial Drive Raleigh 27609 Tel: (919) 829-8030

# OHIO

†Sheridan Sales Co 2501 Neff Road Dayton 45414 tCramer/Cleveland 5835 Harper Road †\*Hamilton/Avnet Electronics 118 Westpark Road Dayton 45459 Tel: (513) 433-0610 TWX: 810-450-2531 Pioneer/Dayton 1900 Troy Street Dayton 45404 Tel: (513) 238-9900 Tel: (513) 238-9900 I Sheridan Sales Co. 10 Knollcrest Drive Cincinnali 45222 Tel: (513) 781-5432 TWX 810-461-2670 I Pioneer/Cleveland 4800 E. 131st Street Cleveland 44105 Tel: (216) 587-3800 \* Hamilton Aveet Er \* \* Hamilton/Aynet Electronics 781 Beta Drive, Suite E Cleveland 44143 Tel: 12181 461-1400 1Sheridan Sales Co. 23224 Commerce Park Road Beachwood 44122 Tel. (216) 831-0130 OKLAHOMA †Components Specialties, Inc. 7920 E. 40th Street Tulsa 74145 Tel: (918) 664-2820 OREGON †Almac/Stroum Electronics 4475 S.W. Scholls Ferry Rd. Portland 97225 Tel (503) 292-3534 PENNSYLVANIA Sheridan Sales Co. 1717 Penn Avenue, Suite 5009 Pittsburgh 15221 Tel: (412) 244-1640

Pioneer/Pittsburgh 560 Alpha Drive Pittsburgh 15238 Tel: (412) 782-2300

SYLVANIA (cont.) Pioneer/Delaware 141 Gibraltar Road Horsham 19044 Tei: (215) 674-4000 TWX: 510-665-6778

TENNESSEE Sheridan Sales Co. 6900 Office Park Circle

TEXAS Component Specialties Inc. 8330 Burnett Raad. Suite 101 Austin 78758 Tel: (512) 459-3308 Tel: (512) 459-3308 +Cramer Electronics 13740 Midway Road Dallas 75240 Tel: (214) 661-9300 †\*Hamilton/Avnet Electronics 4445 Sigma Road Dallas 75240 Tel: (214) 661-9661 †\*Hamilton/Avnet Electronics Houston 77063 Tel (713) 780-1771 Component Specialties. Inc. 10907 Shady Trail. Suite 101 Dallas 75220 Tel: (214) 357-6511 †Component Specialties, Inc. 8585 Commerce Park Drive. Suite 590 Houston 77036 Tel (713) 771-7237

UTAH †\*Hamillon/Avnet Electronics 1585 West 2100 South Salt Lake City. 84119 Tel: (801) 972-2800

WASHINGTON †\*Hamilton/Avnet Electronics 13407 Northrup Way Bellevue 98005 Tel: (206) 746-8750 †Almac/Stroum Electronics 581 1 Sixth Ave. South Seattle 98108 Tel (206) 783-2300 \*Liberty Electronics 1750 132nd Avenue NE Bellevue 98005 Tel: (206) 783-8200

WISCONSIN +\*Hamilton/Avnet 2975 Moorland Ros New Berlin 53151 Tel (414) 784-4510

## CANADA

AI RERTA ALBERTA †L. A. Varah Ltd. 4742 14th Street N.E Calgary T2E 6LT Tel: (403) 276-8818 Telex: 13 825 89 77 BRITISH COLUMBIA BRITISH COLUMBIA 1L.A. Varah Ltd. 2077 Alberta Street Vancouver V5Y 1C4 Tei (604) 873-3211 TWX: 610-929-1068 Telex. 04 53167

ONTARIO ONTARIO
LA. Varah, Ltd.
505 Kenora Avenue
Hamilton L8E-3P2
Tel: (416) 561-9311
TELEX: 061-8349
† Hamilton/Avnet Electronics
3688 Nashua Drive, Unit GH
Mississauga L4V IM5
Tei (416) 677-7432
TWX 810-492-8887
† Hamilton/Avnet Electronics t "Hamilton/Avnet Electronics 1735 Courtwood Cresc. Ottawa K2C 3J2 Tel: (613) 226-1700 TWX: 610 582-1906 tZentronics 141 Catherine Street Ottawa, Ontario K2P 1C3 Tel: (613) 238-6411 †Zentronics 99 Norfinch Dr. Downsview, Ontario M3N 1W8 Tel: (418) 635-2822 Telex: 02-021694

QUEBEC Tel (514) 331-6443 TWX: 610-421-3731

Microcomputer System Technical Demonstrator Centers \*Microcompuler System Spares Order Point



INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, CA 95051 (408) 987-8080

Printed in U.S.A./T75/378/I0K BL